Datasheet> 器件分类 > 无线/射频/通信> 电信电路> 19608-004-XTD

文档预览

19608-004-XTD: 产品描述IC SPECIALTY TELECOM CIRCUIT, PQFP32, GREEN, LQFP-32, Telecom IC:Other; 产品类别无线/射频/通信电信电路; 文件大小3MB，共107页; 制造商ON Semiconductor(安森美); 官网地址http://www.onsemi.cn

下载文档详细参数全文预览

19608-004-XTD概述

IC SPECIALTY TELECOM CIRCUIT, PQFP32, GREEN, LQFP-32, Telecom IC:Other

19608-004-XTD规格参数

参数名称	属性值
零件包装代码	QFP
包装说明	LQFP,
针数	32
Reach Compliance Code	unknown
JESD-30 代码	S-PQFP-G32
JESD-609代码	e3/e4
长度	7 mm
功能数量	1
端子数量	32
最高工作温度	85 °C
最低工作温度	-40 °C
封装主体材料	PLASTIC/EPOXY
封装代码	LQFP
封装形状	SQUARE
封装形式	FLATPACK, LOW PROFILE
峰值回流温度（摄氏度）	260
认证状态	Not Qualified
座面最大高度	1.6 mm
表面贴装	YES
技术	CMOS
电信集成电路类型	TELECOM CIRCUIT
温度等级	INDUSTRIAL
端子面层	MATTE TIN/NICKEL PALLADIUM GOLD
端子形式	GULL WING
端子节距	0.8 mm
端子位置	QUAD
处于峰值回流温度下的最长时间	40
宽度	7 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

AMIS-53050

Frequency Agile Transceiver

Data Sheet

AMIS-53050 Frequency Agile Transceiver

Data Sheet

AMI Semiconductor

– Jan. 07, M-20639-002

www.amis.com

AMIS-53050

Frequency Agile Transceiver

Table of Contents

Data Sheet

1.0 Overview of the AMIS-53050.............................................................................................................................................................. 5

1.1 Typical Applications .......................................................................................................................................................................... 5

1.2 Key Features .................................................................................................................................................................................... 5

1.3 Technical Features ........................................................................................................................................................................... 5

1.4 Circuit Overview................................................................................................................................................................................ 6

1.4.1. Transmitter ..........................................................................................................................................................................................................6

1.4.2. Receiver ...............................................................................................................................................................................................................6

2.0 Operational Specifications ................................................................................................................................................................ 8

2.1 Absolute Maximum Ratings .............................................................................................................................................................. 8

2.2 Recommended Operating Conditions ............................................................................................................................................... 8

2.2.1. Parametric Voltage and Current Levels ............................................................................................................................................................8

2.3 Operational Specifications ................................................................................................................................................................ 9

3.0 Block Diagrams ................................................................................................................................................................................ 12

3.1

AMIS-53050 Overall Block Diagram............................................................................................................................................... 12

3.2 Package.......................................................................................................................................................................................... 12

3.2.1. Pin Definition .....................................................................................................................................................................................................12

3.2.2. Block Diagram/Pin Definition...........................................................................................................................................................................13

3.2.3. Physical Characteristics...................................................................................................................................................................................14

4.0 Acronyms.......................................................................................................................................................................................... 15

5.0 Hardware Description ...................................................................................................................................................................... 16

5.1 Frequency....................................................................................................................................................................................... 16

5.2 Receiver.......................................................................................................................................................................................... 19

5.2.1. Receiver Low Noise Amplifier (LNA)...............................................................................................................................................................20

5.2.2. IF Filter ...............................................................................................................................................................................................................21

5.2.3. Data Filter...........................................................................................................................................................................................................21

5.3 Transmitter...................................................................................................................................................................................... 21

5.4 Single Antenna Option .................................................................................................................................................................... 22

5.5 Peak................................................................................................................................................................................................ 24

5.6 ADC ................................................................................................................................................................................................ 25

5.7 Control Interface Serial Bus ............................................................................................................................................................ 25

5.8 TX/RX Data Interface Serial Bus .................................................................................................................................................... 26

5.9 System Clock.................................................................................................................................................................................. 28

5.10 Power and Grounds ...................................................................................................................................................................... 29

5.11 Design Suggestions ...................................................................................................................................................................... 29

6.0 User’s Guide ..................................................................................................................................................................................... 31

6.1 Control Serial Interface Bus Description ......................................................................................................................................... 31

6.1.1. Control Interface Protocol................................................................................................................................................................................31

AMI Semiconductor

– Jan. 07, M-20639-002

www.amis.com

AMIS-53050

Frequency Agile Transceiver

Data Sheet

6.1.2. Serial Control Interface: Configuration...........................................................................................................................................................34

6.1.3. 3-Wire Interface Mode.......................................................................................................................................................................................35

6.1.4. I C Interface .......................................................................................................................................................................................................37

6.2 Command Register ......................................................................................................................................................................... 40

6.3

Functional Flow Diagrams.............................................................................................................................................................. 41

6.4 Frequency....................................................................................................................................................................................... 46

6.4.1. Frequency Control ............................................................................................................................................................................................46

6.4.2. 10kHz Oscillator ................................................................................................................................................................................................50

6.4.3. System Clock.....................................................................................................................................................................................................50

6.4.4. Quick Start .........................................................................................................................................................................................................51

6.4.5. Self Calibration..................................................................................................................................................................................................51

6.5 Receiver.......................................................................................................................................................................................... 54

6.5.1. Receiver Circuit Brief Overview ......................................................................................................................................................................54

6.6

Transmitter ..................................................................................................................................................................................... 64

6.6.1. TX Config ...........................................................................................................................................................................................................65

6.6.2. Output Power.....................................................................................................................................................................................................65

6.6.3. Preamble Length ...............................................................................................................................................................................................66

6.6.4. FM Transmit Data Shaping...............................................................................................................................................................................66

6.7 Idle .................................................................................................................................................................................................. 66

6.7.1. Idle Config..........................................................................................................................................................................................................67

6.7.2. Sniff Mode Operation........................................................................................................................................................................................68

6.7.3. Burst Transmit Data..........................................................................................................................................................................................72

6.7.4. Housekeeping....................................................................................................................................................................................................74

6.8 Idle Return ...................................................................................................................................................................................... 75

6.9 EE ................................................................................................................................................................................................... 76

6.9.1. Write EE .............................................................................................................................................................................................................76

6.9.2. Load EE..............................................................................................................................................................................................................76

6.10 Calibrate ....................................................................................................................................................................................... 76

6.10.1. Internal Trim ....................................................................................................................................................................................................77

6.10.2. Calibrate Quick Start Oscillator .....................................................................................................................................................................78

6.10.3. Calibrate 10kHz Oscillator..............................................................................................................................................................................78

6.10.4. Calibrate PLL ...................................................................................................................................................................................................78

6.10.5. Calibrate LNA ..................................................................................................................................................................................................78

6.11 ROM 2 REGS ............................................................................................................................................................................... 79

6.12 Chip Reset .................................................................................................................................................................................... 79

6.13 ADC Conversion ........................................................................................................................................................................... 79

6.13.1. ADC Conversion Results................................................................................................................................................................................80

6.13.2. Single ADC Conversion..................................................................................................................................................................................81

6.13.3. Continuous ADC Conversion.........................................................................................................................................................................81

7.0 Data Interface.................................................................................................................................................................................... 81

7.1.1. Chip Address MSB1..........................................................................................................................................................................................83

7.1.2. Chip Address LSB.............................................................................................................................................................................................83

7.1.3. Data Rate/Format ..............................................................................................................................................................................................83

7.1.4. General Options A.............................................................................................................................................................................................84

7.1.5. General Options B.............................................................................................................................................................................................85

7.1.6. Start of Frame....................................................................................................................................................................................................86

7.1.7. Data Rate 1.........................................................................................................................................................................................................86

7.1.8. Data Rate 0.........................................................................................................................................................................................................86

7.1.9. CRC Polynomial ................................................................................................................................................................................................87

7.1.10. Default Length of Packet ................................................................................................................................................................................87

7.1.11. Broadcast ID 1 .................................................................................................................................................................................................87

7.1.12. Broadcast ID 0 .................................................................................................................................................................................................87

7.2 TX/RX Data Interface Protocol........................................................................................................................................................ 88

7.2.1. AMIS-53050 in Master Mode.............................................................................................................................................................................91

7.2.2. AMIS-53050 in Slave Mode ...............................................................................................................................................................................92

AMI Semiconductor

– Jan. 07, M-20639-002

www.amis.com

AMIS-53050

Frequency Agile Transceiver

Data Sheet

7.2.3. Manchester Operation ......................................................................................................................................................................................92

7.2.4. Packet Framing .................................................................................................................................................................................................93

7.2.5. Use ID .................................................................................................................................................................................................................93

7.2.6. Length of Packet Enable ..................................................................................................................................................................................94

7.2.7. CRC Enable........................................................................................................................................................................................................94

7.2.8. SOF Byte ............................................................................................................................................................................................................94

7.2.9. Timing Diagrams for Various Packet Framing Modes...................................................................................................................................95

8.0 General System Functions .............................................................................................................................................................. 98

8.1 Pull-up Disable................................................................................................................................................................................ 98

8.2 Brown-Out POR .............................................................................................................................................................................. 98

8.3 Temperature Sensor ....................................................................................................................................................................... 98

8.3.1. Crystal Temperature Compensation ...............................................................................................................................................................99

8.4 Software.......................................................................................................................................................................................... 99

8.4.1. AMIS Part Revision Code .................................................................................................................................................................................99

9.0 Built-in Test Functions................................................................................................................................................................... 100

9.1 TM Unlock Register ...................................................................................................................................................................... 100

9.2 Test Registers............................................................................................................................................................................... 100

9.2.1. IF Amp Manual Trim A ....................................................................................................................................................................................100

9.2.2. IF Amp Manual Trim B ....................................................................................................................................................................................100

9.2.3. PLL Manual Trim .............................................................................................................................................................................................100

9.2.4. PLL Test Modes...............................................................................................................................................................................................100

9.2.5. Power Down RF Sections...............................................................................................................................................................................101

9.2.6. Analog Test Mode ...........................................................................................................................................................................................101

9.2.7. RF Test Modes.................................................................................................................................................................................................101

9.2.8. Analog Test MUX.............................................................................................................................................................................................101

9.2.9. RF Test MUX ....................................................................................................................................................................................................101

9.2.10. Digital Test MUX A ........................................................................................................................................................................................102

9.2.11. Digital Test MUX B ........................................................................................................................................................................................102

9.2.12. Digital Test MUX C ........................................................................................................................................................................................103

9.2.13. Digital Test Mode A.......................................................................................................................................................................................103

9.2.14. Digital Test Mode B.......................................................................................................................................................................................103

9.2.15. Digital Test Mode C.......................................................................................................................................................................................103

9.2.16. Digital Test Mode D.......................................................................................................................................................................................103

9.2.17. Memory Test Mode Address ........................................................................................................................................................................103

9.2.18. Memory Test Mode Data...............................................................................................................................................................................103

10.0 Register Definition........................................................................................................................................................................ 104

11.0 Applications.................................................................................................................................................................................. 106

12.0 Ordering Information.................................................................................................................................................................... 107

13.0 Company or Product Inquiries .................................................................................................................................................... 107

AMI Semiconductor

– Jan. 07, M-20639-002

www.amis.com

推荐资源

单喷嘴跟踪器电路图

隔离交流“喵”声的光电隔离电路

Tracking and Adjustable 10A Regualator circuit

B超高压发生器电路

采用集成触发器和变压器隔离的晶闸管电路

集成稳压器的升压电路之二

EEWORLD网友南山小聚，有图有真相！: 相聚的时间总是那么短暂，感谢大家能抽出时间过来聚会，不知道都吃饱没？我同事说菜好像少了:Sweat:刚刚才想起来，好像忘记点主食了…… 相信以后还有机会再聚，到时候咱们先点主食！ ......; eric_wang 聊聊、笑笑、闹闹

大家帮忙看下编译问题，麻烦了！: 我以前一直用9.1，感觉很不好用，今天换成了9.0，可是编译老有错误，错误如下： Internal Error: Sub-system: AMERGE, File: /quartus/atm/amerge/amerge_kpt_op.cpp, Line: 220cmp_merge_kpt ......; popfat FPGA/CPLD

一部详细讲解IP的物联网架构、技术与应用的中文书籍: 一部详细讲解IP的物联网架构、技术与应用的中文书籍 208029 如果现在你不知道为什么学习contiki，可以静下心来读一读，也许收获颇多。欢迎各位读后感，哈哈 ...; fish001 无线连接

STM32价格这么恐怖？: 网上看到的，不知道是不是真的，各位买的时候都多少钱啊？ http://china.rs-online.com，这家公司网上查询的价格 32994...; 小瑞 stm32/stm8

5416与5510: MATLAB7.13 只支持5510型号的DSP，但是我们实验室只有5416的开发板，所以基于5510算法生成的C语言代码不能加载到目标板上，请问有什么解决方法吗...; 1886080216 DSP 与 ARM 处理器

关于JTAG SBW仿真不能仿真的其中一个原因~容易忽略.: 我一朋友的5438开发板我拿来用两天,正好用LAUNCHPAD上的仿真来用着, 四条线,VCC,GND,TEST,RST. 结果不能仿真,couldn't dind device. 找了半天没找到毛病所在... 后来这两天我做的5438A板 ......; zgbkdlm 微控制器 MCU

英特尔为iPhone供应芯片重返手机市场

　　据台湾《经济日报》报道，苹果iPhone 3G下一代产品将采用英特尔Atom处理器，预计于2009、2010年上市。　　3G版iPhone将于7月11日在22个国家和地区同步上市，由于其极具竞争力的价格，甚至在某些国家是零元手机，因此受到了消费者的广泛关注，同时也使诺基亚、三星等手机大厂倍感压力。　　据悉，3G iPhone目前采用的是三星处理器核心，但因英特尔Atom处理器具有省电...[详细]
国标出台难解困国内RFID产业遭资本冷遇

　　“我们的专家组正在加紧工作，如果一切顺利，超高频RFID国家标准有望年内出台。”中国自动识别技术协会秘书长谢颖告诉上海证券报记者。　　谢颖表示，其实该协会一直有属于协会会员的标准，现在的工作是要将该标准通过更严格的审核上升为国家标准。　　标准缺失一直是我国RFID行业人的一块心病。RFID的应用具有跨行业、跨部门甚至全球性等特点，所以，RFID标准显得特别重要。目前国际上主...[详细]
DSP与模拟技术加速医疗电子发展

　　TI认为医疗器械在未来几年内的最大变化就是无线连接技术。它包括含远程病人监控在内的不同应用，其中远程病人监控功能将帮助医务人员无需让病人走进医院即可搜集监测其相关信息。无线连接技术与可植入设备的结合将使功能正常的大脑绕过脊椎断开部位直接连接并支配功能正常的四肢。　　应用无线连接技术可对药物释放系统进行监测、控制和优化。总之，无线连接技术将使医疗器械与决策者之间做到信息共享。可植入设备是另...[详细]
基于SiC集成技术的生物电信号采集方案

　　人体信息监控是一个新兴的领域，人们设想开发无线脑电图(EEG)监控设备来诊断癫痫病人，可穿戴的无线EEG能够极大地改善病人的活动空间，并最终通过因特网实现家庭监护。这样的无线EEG系统已经有了，但如何将他们的体积缩小到病人可接受的程度还是一个不小的挑战。本文介绍采用IMEC的SiC技术，它的开发重点是进一步缩小集成后的EEG系统体积以及将低功耗处理技术、无线通信技术和能量提取技术整合起来，在...[详细]
单线串行总线可传递相互隔离的电源和数据

　　医疗和工业应用经常为了病人和设备操作员的人身安全要求隔离电压达到2500Vac或更高。该隔离屏障不仅要把电源传输到传感器件上，而且还要传送往来于该器件上的数据。　　每一个穿越隔离屏障的数据信号都要求隔离。因此，在这些应用中，设计者可以通过选用串行总线而不是并行总线来节约成本。串行总线包括SPI、I 2 C和Dallas单线串行总线。　　Dallas单线总线只需要一根数据线(外加地线)...[详细]
B超原理简介

　　首先让我们谈谈什么是超声波,大家知道人耳能听到的声音频率为20Hz----20KHz,低于20Hz的声波为次声波,人耳是听不到的,高于20KHz的声波为超声波,人耳也是听不见的。超声波之所以被广泛用于医疗领域是因为他有许多奇妙的特点： 1.由于超声波频率高、波长短,他可以像光那样沿直线传播,使得我们有可能向某已确定方向上发射超声波,2.声波是纵波,可以顺利地在人体组织里传播。3. 超声波遇...[详细]
手穴诊疗仪设计原理

　　摘要　　“手穴诊疗仪”主要为提供个人使用，一般使用者只要利用连接本仪器之穴位探棒，即可自行寻找手掌上之穴位，当寻找到手掌上的穴位时，使用者会感到穴位探棒传来的刺激感，同时“手穴诊疗仪”会对该穴位进行判读，透过内建的显示屏幕告知使用者一个客观的指标，以此了解该穴位所对应的人体器官是否建康。　　除了诊察穴道的功用，“手穴诊疗仪”能够利用不同频率的电流输出，而得到中医针灸之效果，此功...[详细]
三星拟投资逾10亿美元改造内存芯片生产线

　　三星电子（Samsung Electronics）本周一宣布，该公司计划今年投资1.05万亿韩元（合10.5亿美元）对内存芯片生产线进行技术改造。　　三星电子在向证监会递交的文件中表示，这笔投资将用于改造生产线，改进生产工艺，以提高该公司在内存芯片产量和价格方面的竞争力。 ...[详细]
AMD将放弃掌上设备和数字电视芯片业务

　　据国外媒体报道，AMD周四宣布，已决定退出掌上设备和数字电视芯片市场。　　由于最近几个季度持续亏损，AMD日前决定放弃掌上设备和数字电视图形芯片业务。为此，AMD将一次性支出8.76亿美元，占第二季度亏损额的绝大部分。AMD第二季度预计将亏损12亿美元。　　这笔费用与2006年AMD以54亿美元收购ATI交易的商誉有关。AMD当时认为收购ATI交易的商誉高达32亿美元，由于放弃ATI...[详细]
在Nehalem时代　Intel推出单芯片设计

　　在我们还在诟病NVIDIA单芯片设计，发热量惊人的时候，Intel也开始向单芯片设计迈进了。Intel在Nehalem时代，终于将内存控制器集成到CPU内部，这让主板芯片组进一步简化。在这种情况下，Intel决定将其Ibex Peak变成一款仅仅使用单芯片设计（Single Chip core-logic）的主板。　　从Intel的路线图中，我们可以看到IPex Peak将能够简化目前繁...[详细]
展讯推出CMMB手机电视解调解码单芯片

无线基带芯片供应商展讯通信有限公司 (Spreadtrum) 在 “ 亚太未来电视 2008” 大会上，正式宣布推出业界首款 CMMB 标准的手机电视单芯片解决方案 —— SC6600V 。 CMMB (China Mobile Multimedia Broadcasting ，中国移动数字多媒体广播 ) 是被中国广电总局颁布为行业标准的自主知识产权...[详细]
中央固定集控式方向盘可减少驾驶员受伤指数

中国驾驶员不系安全带是普遍存在的事实，在这种情况下发生正面撞击，会对驾驶人员造成致命伤害。一种“非对称式”的安全气囊可以显著减少这种情况下的伤害：在利用“非对称式”安全气囊进行的中型轿车斜碰撞试验中，驾驶员的受伤指数减少了60%。这种特殊的气囊目前只安装在东风雪铁龙凯旋等拥有“中央固定集控式方向盘”的轿车上。中央固定集控式方向盘的特点是驾驶员在转向时仅仅是在转动方向盘的轮辐以及转向...[详细]
反馈线性化直接方法的理论分析与改进

　　0基于动平衡状态理论的反馈线性化直接方法介绍　　基于动平衡状态理论的反馈线性化直接方法的基本思想是：首先根据对被控对象的性能要求，设计出具有希望动态特性的线性参考模型；然后将参考模型的状态作为控制系统的动平衡状态，再利用李亚普诺夫第二方法设计控制律使系统对动平衡状态渐近稳定。这样被控系统的动态过程将收敛于参考模型给出的希望动态过程，从而使系统获得预期的性能。　　这种方法分为两步：(1...[详细]
Intel卷土重来携工艺优势进军消费电子

看准消费性电子市场的增长性与庞大商机，PC产业巨人Intel曾于2005年推出名为Viiv的家用数码娱乐平台，希望通过整合硬件、软件与服务，重现Centrino的成功。然而因为价位过高Viiv平台与各国供应商的合作屡屡受挫，加上微软已将数码娱乐列为PC操作系统的基本必备功能，所以对于非Viiv架构的PC，也能提供丰富的数码娱乐体验，且价位上更有竞争力，这也是Viiv推出后...[详细]
从ARM的发展模式看企业的自我定位

ARM这家以设计和出售微处理器架构知识产权为盈利模式的公司，打入了无数芯片巨人和产业巨鳄的心脏部位——除了动辄百万美金的IP使用授权费，每一个采用了ARM架构的芯片还将在量产之后交纳一笔版税费用。根据ARM公司的公开资料，目前这家公司已经有187个处理器授权客户，每个客户交纳的授权费都在数十万美金左右，其中69家已经实现量产，这些 Asic芯片的版权费约为几个每分。　　仅仅2006年，...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多