电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT3373AC-2E1-25EY220.000001D

产品描述LVDS Output Clock Oscillator, 220.000001MHz Nom, QFN-6
产品类别无源元件    振荡器   
文件大小437KB,共13页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT3373AC-2E1-25EY220.000001D概述

LVDS Output Clock Oscillator, 220.000001MHz Nom, QFN-6

SIT3373AC-2E1-25EY220.000001D规格参数

参数名称属性值
是否Rohs认证符合
Reach Compliance Codeunknown
Is SamacsysN
其他特性ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
最大控制电压2.25 V
最小控制电压0.25 V
最长下降时间0.47 ns
频率调整-机械NO
频率偏移/牵引率800 ppm
频率稳定性20%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
标称工作频率220.000001 MHz
最高工作温度70 °C
最低工作温度-20 °C
振荡器类型LVDS
输出负载50 OHM
物理尺寸7.0mm x 5.0mm x 0.9 mm
最长上升时间0.47 ns
最大压摆率89 mA
最大供电电压2.75 V
最小供电电压2.25 V
标称供电电压2.5 V
表面贴装YES
最大对称度55/45 %
技术LVDS
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches1

文档预览

下载PDF文档
SiT3373
220 MHz to 725 MHz Ultra-low Jitter Differential VCXO
Features
Applications
Any frequency between 220.000001 MHz and 725 MHz
accurate to 6 decimal places
Widest pull range options: ±25, ±50, ±80, ±100, ±150,
±200, ±400, ±800, ±1600, ±3200ppm
0.23 ps RMS phase jitter (typ) over 12 kHz to 20 MHz
bandwidth
Wide temperature range support from -40°C to 85°C
Contact
SiTime
for other temperature range options
Industry-standard packages: 3.2 x 2.5, 7.0 x 5.0 mm
Contact
SiTime
for 5.0 x 3.2 mm package
For frequencies 1 MHz to 220 MHz, refer to
SiT3372
Cable Modem Termination System (CMTS), Video,
Broadcasting System, Audio, Industrial Sensors, Remote
Radio Head (RRH)
SATA, SAS, 10GB Ethernet, Fibre Channel, PCI-Express
Optical Transport Network (OTN)
Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard
output termination show in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220.000001
-15
Typ.
Max.
725
+15
Unit
MHz
ppm
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variations, and first year aging at 25°C.
Contact
SiTime
for ±15 ppm.
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variations, and first year aging at 25°C.
Frequency Range
Frequency Stability
-20
-30
-50
Operating Temperature Range
T_use
-20
-40
Supply Voltage
Vdd
2.97
2.7
2.52
2.25
Pull Range
Upper Control Voltage
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Bandwidth
Pull Range Linearity
Frequency Change Polarity
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Start-up Time
OE Enable/Disable Time
PR
VC_U
VC_L
VC_z
V_c
Lin
VIH
VIL
Z_in
DC
T_start
T_oe
70%
45
3.3
3.0
2.8
2.5
+20
+30
+50
+70
+85
Supply Voltage
3.63
3.3
3.08
2.75
ppm
ppm
ppm
°C
°C
V
V
V
V
ppm
Vdd
Vdd
kHz
%
Temperature Range
Extended Commercial
Industrial. Contact
SiTime
for other temperature range options.
Voltage Control Characteristics
±25, ±50, ±80, ±100, ±150, ±200,
±400, ±800, ±1600, ±3200ppm
90%
10
10
Positive Slope
100
30%
-
55
3.0
3.8
10%
1.0
See the APR (Absolute Pull Range)
Table 11
Contact
SiTime
for custom pull range options.
Voltage at which maximum frequency deviation is guaranteed
Voltage at which minimum frequency deviation is guaranteed
Contact
SiTime
for other input bandwidth options
Input Characteristics
Vdd
Vdd
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
Pin 2, OE
Pin 2, OE
Pin 2, OE logic high or logic low
Output Characteristics
Startup and OE Timing
Rev 1.0
September 30, 2017
www.sitime.com
fpga下载程序
一个开发板多个相同的fpga,可以用一个usb blaster下载程序吗 ...
cheriee FPGA/CPLD
TI 如何设计 USB 协议接口的几个关键问题
本帖最后由 qwqwqw2088 于 2020-8-24 09:56 编辑 设计一个使用高速信号进行数据传输的系统有时是十分困难的,尤其是当可供选择的通信协议十分繁多的时候。虽然很多通信协议都是高速信号的理 ......
qwqwqw2088 模拟与混合信号
nios数据传输问题
最近在学习nios,想知道nios与片内其他fpga的逻辑电路之间怎么通过avalon协议传输?我在搭建mcu的时候怎么搭建地址线与数据线?是用i2c slave to avalon-MM master bridge这个核还是做一个带数 ......
yym86202 FPGA/CPLD
TI DSP2407开发板
DSP处理器TMS320LF2407A ,最高工作频率40MHz; DSP芯片内置2.5k字SRAM; DSP芯片内置32k 字FLASH; 外扩32k×16bit的程序RAM,32k×16bit的数据RAM; 监视用LED发光管一个; DSP ......
levindz 单片机
brd文件转成AD09能打开的PCB
brd文件转成AD09能打开的PCB ...
hanliuyi1992061 PCB设计
滤波器对白噪声的滤波效果
假设带宽为1MHz的放大器产生了1Vrms白噪声。此时若其中插入一个10kHz的低通滤波器(LPF),那么输出噪声为 http://www.gooxian.com/Storage/master/gallery/201711/20171103152656_8250.png ......
bjhyyq 测试/测量

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2222  1888  1957  2832  2344  53  17  13  31  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved