Datasheet> 器件分类 > 存储> 存储> IS61QDPB42M36A1-300B4

文档预览

IS61QDPB42M36A1-300B4: 产品描述QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LFBGA-165; 产品类别存储存储; 文件大小699KB，共33页; 制造商Integrated Silicon Solution ( ISSI )

下载文档详细参数全文预览

IS61QDPB42M36A1-300B4概述

QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LFBGA-165

IS61QDPB42M36A1-300B4规格参数

参数名称	属性值
包装说明	LBGA,
Reach Compliance Code	unknown
Is Samacsys	N
最长访问时间	0.45 ns
JESD-30 代码	R-PBGA-B165
长度	15 mm
内存密度	75497472 bit
内存集成电路类型	QDR SRAM
内存宽度	36
功能数量	1
端子数量	165
字数	2097152 words
字数代码	2000000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	2MX36
封装主体材料	PLASTIC/EPOXY
封装代码	LBGA
封装形状	RECTANGULAR
封装形式	GRID ARRAY, LOW PROFILE
并行/串行	PARALLEL
座面最大高度	1.4 mm
最大供电电压 (Vsup)	1.89 V
最小供电电压 (Vsup)	1.71 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
宽度	13 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

IS61QDPB44M18A/A1/A2

IS61QDPB42M36A/A1/A2

4Mx18, 2Mx36

72Mb QUADP (Burst 4) SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

FEATURES



2Mx36 and 4Mx18 configuration available.

On-chip Delay Locked Loop (DLL) for wide data

valid window.

Separate independent read and write ports with

concurrent read and write operations.

Synchronous pipeline read with late write operation.

Double Data Rate (DDR) interface for read and

write input ports.

2.5 cycle read latency.

Fixed 4-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data Valid Pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V V

REF

HSTL input and output interface.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package

13mm x 15mm & 15mm x 17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

ODT (On Die Termination) feature is supported

optionally on data input, K/K#, and BW

The end of top mark (A/A1/A2) is to define options.

IS61QDPB42M36A : Don’t care ODT function

and pin connection

IS61QDPB42M36A1: Option1

IS61QDPB42M36A2: Option2

Refer to more detail description at page 6 for each

ODT option.

JANUARY 2016

DESCRIPTION

The 72Mb IS61QDPB42M36A/A1/A2 and

IS61QDPB44M18A/A1/A2 are synchronous, high-

performance CMOS static random access memory (SRAM)

devices. These SRAMs have separate I/Os, eliminating the

need for high-speed bus turnaround. The rising edge of K

clock initiates the read/write operation, and all internal

operations are self-timed. Refer to the

Timing Reference

Diagram for Truth Table

for a description of the basic

operations of these QUADP (Burst of 4) SRAMs. Read and

write addresses are registered on alternating rising edges of

the K clock. Reads and writes are performed in double data

rate.

The following are registered internally on the rising edge of

the K clock:



Read/write address



Read enable



Write enable



Byte writes for burst addresses 1 and 3



Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K#

clock:



Byte writes for burst addresses 2 and 4



Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after

the write address. The first data-in burst is clocked one cycle

later than the write command signal, and the second burst is

timed to the following rising edge of the K# clock. Two full

clock cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first

and third bursts are updated from output registers of the third

and fourth rising edges of the K# clock (starting 2.5 cycles

later after read command). The data-outs from the second

and fourth bursts are updated with the fourth and fifth rising

edges of the K clock where the read command receives at

the first rising edge of K. Two full clock cycles are required to

complete a read operation.

The device is operated with a single +1.8V power supply

and is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. E1

12/01/2015

IS61QDPB44M18A/A1/A2

IS61QDPB42M36A/A1/A2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising

edges. These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the

synchronous data outputs and can be used as a data valid indication. These signals are free

running clocks and do not stop when Q tri-states.

DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in one clock read latency mode when the DLL is turned off. In this mode,

the device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective CQ and CQ#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and

Operating Conditions for range.

Ground

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this

ball to ground. This ball can be connected directly to VDDQ, which enables the minimum

impedance mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 input pins for JTAG.

IEEE1149.1 output pins for JTAG.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

Input

QVLD

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

Input

reference

Power

REF

DDQ

Input

TMS, TDI, TCK

TDO

ODT

Input

Output

N/A

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. E1

12/01/2015

IS61QDPB44M18A/A1/A2

IS61QDPB42M36A/A1/A2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM

maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be the five times value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω at V

DDQ

=1.5V. The RQ resistor should be placed less than two inches

away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ should not be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. During power-up, the driver impedance is in the middle of allowable impedances

value. The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Locked Loop (DLL)

Delay Locked Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to

enhance the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match

the clock frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with one clock cycle latency and a longer access time which is known in DDR-I or legacy

QUAD mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. E1

12/01/2015

推荐资源

从技术角度分析为什么LSU4.9优于LSU4.2: LSU4.9与LSU4.2的最主要区别是，LSU4.9的测量是基于参考泵电流（reference pumping-current字面翻译），而LSU4.2的测量是基于自然环境的空气（reference air）。为什么这样呢？这要从汽车行业 ......; 2364172431 汽车电子

关于WIFI驱动的问题: 我在WIFI加载的时候，在走到NdisReadConfiguration这个函数时，NdisReadConfiguration调用失败，谁知道是什么原因呀？...; anliday 嵌入式系统

lpc1343 timer32与timer16的区别？: lpc1343 timer32与timer16的区别？本帖最后由 ssawee 于 2010-9-7 15:32 编辑 ]...; ssawee NXP MCU

08年山东省电子设计大赛低功耗温度检测仪源代码: 08年山东省电子设计大赛低功耗温度检测仪源代码...; 伤逝微控制器 MCU

DSP处理器TMS320F2812实现看门狗电路的设计: 控制系统中大多采用电压监控或者看门狗电路，以保证系统的稳定运行。采用硬件复位的方式，可以通过按键开关在任意时刻进行系统复位，系统复位后程序重新开始运行。但有些系统中有人机界面显示 ......; Jacktang DSP 与 ARM 处理器

有关uboot源码: 在看uboot源码时看到__asm__ __volatile__("":::"memory"),是什么意思？...; qrucn 嵌入式系统

STM32中断编程三步曲教你弄会中断设置以及中断优先级设置

中断作为stm32中必不可少的一个功能，其重要性是不言而喻的因此把中断学习好是根本。　　所以今天就来好好啃一下中断配置的知识，俗话说：磨刀不误砍柴工。问题是什么呢?项目中我用到了一个触摸键盘TTP229，结果在测试键盘时，不能够输入密码?最终，调试出bug就是由于中断优先级的影响。　　本项目使用到的是STM32F030C8型号的MCU，我们可以从官方下载到的标准库文件中的启动汇编文件中...[详细]
单片机STM32的启动文件详解--学习笔记

　　启动文件简介　　启动文件由汇编编写，是系统上电复位后第一个执行的程序。主要做了以下工作：　　1、初始化堆栈指针SP=_initial_sp 　　2、初始化PC 指针=Reset_Handler 　　3、初始化中断向量表　　4、配置系统时钟　　5、调用C 库函数_main 初始化用户堆栈，从而最终调用main 函数去到C 的世界　　查找ARM 汇编指令　　在讲解启动代码的时候，会涉...[详细]
stm32学习笔记之串口通信

　　在基础实验成功的基础上，对串口的调试方法进行实践。硬件代码顺利完成之后，对日后调试需要用到的printf重定义进行调试，固定在自己的库函数中。　　b) 初始化函数定义：　　void USART_Configuration(void); //定义串口初始化函数　　c) 初始化函数调用：　　void UART_Configuration(void); //串口初始化函数调用　　初始化代...[详细]
工业机械异常检测

您怎么知道一台机器是否在正常运行？问题的回答是：通过利用深度学习来检测工业机器的常规振动数据中的异常情况。异常检测有很多用途，而尤其在预测性维护中特别有用。这个深度学习的例子讲的是基于双向长短期记忆网络（biLSTM）的自动编码器。虽然这个词很拗口，但它仅表示训练网络来重构“正常”数据。这样，当我们给算法提供一些看起来不同的数据时，重构错误会提示您机器可能需要维护。当您所拥有的数据均为“正...[详细]
电动汽车的加速度能比得过燃油车吗

新能源纯电汽车，无论是从0起步还是行进间加速，它的加快一般都比同级别的燃油车要快。究其原因很多人认为只是因为马达扭矩相比燃油发动机更大，马达瞬间爆发扭矩和燃油车叠加扭矩输出，百公里提速时间多数在5-7秒。但为何会出现这种状况呢？新能源电动汽车，英语：（newenergyelectricvehicles）新能源电动汽车的构成包括：电能动力驱动及控制系统、驱动力传动等机械系统、做成既定任务的工作装置...[详细]
多点触控手机解析

多点触摸手机多点触控是系统可以同时响应操作者在屏幕上多点操作，多点触控手机分为电容式和电阻式，以iphone为代表的电容式屏幕手机，可以多点触控，但电容式手机受温度影响较大，已出现漂移现象。以N97为代表的电阻式屏幕手机，屏幕每次只能确认操作者的在一点的触控,iphone 则是3点以上触控多点触摸的定义传统的触控屏幕一次只能判断一个触控点，若同时有两个以上的点被触碰，就不能做出正确反应...[详细]
HY16F188高精度触控厨房秤应用

1. Introduction Electronic scales are gradually replacing traditional measuring tools like springs and balances in everyday life, such as electronic price computing scales and electronic weigh...[详细]
基于8051内核的远程直流电源监控系统设计

1 Introduction In the mid-1960s, American scientist Maas conducted extensive experimental research on the charging process of open-cell batteries and proposed an acceptable charging curve for ...[详细]
让混动不再尴尬岚海智混堪称混动技术“终极答案”？

8月22日，岚图汽车在央视新闻《顶级实验室》的直播间，把一项叫作“岚海智混”的新技术推到公众面前。名字听上去像是又一个新名词，但仔细往下看，你会发现这并不是简单的技术叠加，而是一次彻底重构;它把800V高压平台、63kWh大电池、全温域5C超充组合到一起，用最硬核的方式回答了一个长期存在的问题：混动究竟是不是过渡方案？要知道，在新能源车的发展进程里，混动一直处在一个尴尬的位置,它既不...[详细]
『新品发布』共模半导体重磅发布高效率小尺寸降压电源模块GM6506系列产品

共模半导体正式发布其最新一代电源管理芯片—GM6506系列，这是一个完全集成的高频同步整流降压电源模块，内部集成了电感和多个关键器件，简化了电路设计。这款芯片凭借其卓越的性能、低功耗设计以及广泛的应用场景，为各种高要求的电源应用提供了理想的解决方案。无论是光通信、服务器、电信，还是工业及自动化测试领域，GM6506都能满足高效、稳定电源需求。一产品介绍 GM6506 是一个非...[详细]
电动汽车有辐射，长期驾驶会致癌？

随着我国电动汽车的高速发展，人们也开始关注到电动汽车的辐射问题，我们都知道手机是有辐射的，那么比手机电池大几十倍的电动车是否辐射更大？会不会对人体造成伤害呢？今天我们就来聊聊有关辐射的那些事儿。现如今，只要我们还活着就无法避免辐射，像太阳光、电脑、手机、微波炉、wifi等都会产生一定量的辐射。只要温度在绝对零度以上，都会以电磁波或者是粒子的形式对外输送热量，这种方式就叫做辐射，但是根据其能...[详细]
SMT贴片机的秘密日记：性能状态检测的内幕

SMT贴片机是表面贴装技术（Surface Mount Technology）中的重要设备，它的性能状态对电子制造的质量和效率有着决定性的影响。因此，对SMT贴片机的主要指标性能进行定期检测非常重要。以下是一些主要的检测项目：定位精度：定位精度是SMT贴片机的核心性能指标，它直接影响到贴片的准确性。通常，我们通过重复测量贴片机在X、Y轴上的移动误差来检测其定位精度。贴片速度：贴片速度...[详细]
日本应对功率半导体挑战举步维艰

据《日经新闻》报道，日本在应对中国功率半导体挑战方面表现不佳。日本功率芯片市场主要有五家公司：三菱电机、富士电机、东芝、罗姆和电装，每家公司的全球市场份额均不足5%。市场份额的相似性是合作困难的原因之一，因为他们都不明白为什么要为了建立合作伙伴关系而向同等水平的公司做出让步。合作的另一个问题是产品线不兼容，每家公司都拥有各自为特定客户开发的丰富零部件。尽管东芝和罗姆已同意...[详细]
一文读懂回流焊设备选购：如何在众多品牌中抉择

回流焊作为一种电子组装工艺，已经成为电子制造行业的重要环节。回流焊设备的选购对于提高生产效率、降低生产成本以及保证产品质量具有重要意义。那么，在面对众多回流焊设备品牌和型号时，如何选购一台好的回流焊设备呢？本文将从以下几个方面为您提供选购指南。一、设备性能加热方式：回流焊设备的加热方式主要有热风循环加热和红外辐射加热。热风循环加热具有加热均匀、温度控制精确的优点，是目前市场上主流的加热方...[详细]
STM32-电源控制、低功耗模式

STM32的电源控制 STM32的电源框图 STM32的工作电压（VDD）为2.0～3.6V。通过内置的电压调节器提供所需的1.8V电源。当主电源VDD掉电后，通过VBAT脚为实时时钟(RTC)和备份寄存器提供电源。下面是STM32的电源框图：注意：框图中的VDDA和VSSA必须分别联到VDD和VSS。独立的A/D转换器供电和参考电压为了提高转换的精确度，ADC使用一个独立的...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多