Datasheet> 器件分类 > 存储> 存储> IS61QDPB42M18A1-300B4L

文档预览

IS61QDPB42M18A1-300B4L: 产品描述QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165; 产品类别存储存储; 文件大小656KB，共33页; 制造商Integrated Silicon Solution ( ISSI )

下载文档详细参数全文预览

IS61QDPB42M18A1-300B4L概述

QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165

IS61QDPB42M18A1-300B4L规格参数

参数名称	属性值
包装说明	LBGA,
Reach Compliance Code	unknown
Is Samacsys	N
最长访问时间	0.45 ns
JESD-30 代码	R-PBGA-B165
长度	15 mm
内存密度	37748736 bit
内存集成电路类型	QDR SRAM
内存宽度	18
功能数量	1
端子数量	165
字数	2097152 words
字数代码	2000000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	2MX18
封装主体材料	PLASTIC/EPOXY
封装代码	LBGA
封装形状	RECTANGULAR
封装形式	GRID ARRAY, LOW PROFILE
并行/串行	PARALLEL
座面最大高度	1.4 mm
最大供电电压 (Vsup)	1.89 V
最小供电电压 (Vsup)	1.71 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
宽度	13 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

2Mx18, 1Mx36

36Mb QUADP (Burst 4) SYNCHRONOUS SRAM

(2.5 Cycle Read Latency)

FEATURES



1Mx36 and 2Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data

valid window.

Separate independent read and write ports with

concurrent read and write operations.

Synchronous pipeline read with late write operation.

Double Data Rate (DDR) interface for read and

write input ports.

2.5 cycle read latency.

Fixed 4-bit burst for read and write operations.

Clock stop support.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data Valid Pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output levels.

Registered addresses, write and read controls, byte

writes, data in, and data outputs.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte write capability.

Fine ball grid array (FBGA) package:

13mmx15mm and 15mmx17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

ODT (On Die Termination) feature is supported

optionally on data input, K/K#, and BW

The end of top mark (A/A1/A2) is to define options.

IS61QDPB41M36A : Don’t care ODT function

and pin connection

IS61QDPB41M36A1 : Option1

IS61QDPB41M36A2 : Option2

Refer to more detail description at page 6 for each

ODT option.

JANUARY 2015

DESCRIPTION

The 36Mb IS61QDPB41M36A/A1/A2 and

IS61QDPB42M18A/A1/A2 are synchronous, high-

performance CMOS static random access memory (SRAM)

devices. These SRAMs have separate I/Os, eliminating the

need for high-speed bus turnaround. The rising edge of K

clock initiates the read/write operation, and all internal

operations are self-timed. Refer to the

Timing Reference

Diagram for Truth Table

for a description of the basic

operations of these QUADP (Burst of 4) SRAMs. Read and

write addresses are registered on alternating rising edges of

the K clock. Reads and writes are performed in double data

rate.

The following are registered internally on the rising edge of

the K clock:



Read/write address



Read enable



Write enable



Byte writes for burst addresses 1 and 3



Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the K#

clock:



Byte writes for burst addresses 2 and 4



Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered one cycle after

the write address. The first data-in burst is clocked one cycle

later than the write command signal, and the second burst is

timed to the following rising edge of the K# clock. Two full

clock cycles are required to complete a write operation.

During the burst read operation, the data-outs from the first

and third bursts are updated from output registers of the third

and fourth rising edges of the K# clock (starting 2.5 cycles

later after read command). The data-outs from the second

and fourth bursts are updated with the fourth and fifth rising

edges of the K clock where the read command receives at

the first rising edge of K. Two full clock cycles are required to

complete a read operation.

The device is operated with a single +1.8V power supply

and is compatible with HSTL I/O interfaces.



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C

12/15/2014

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.

These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the

synchronous data outputs and can be used as a data valid indication. These signals are free running

clocks and do not stop when Q tri-states.

DLL disable and reset input : when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in one read latency mode when the DLL is turned off. In this mode, the

device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective CQ and CQ#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating

Conditions for range.

Ground

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this

ball to ground. This ball can be connected directly to VDDQ, which enables the minimum impedance

mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 input pins for JTAG.

IEEE1149.1 output pins for JTAG.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

Input

QVLD

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

Input

reference

supply

REF

DDQ

Input

TMS, TDI, TCK

TDO

ODT

Input

Output

N/A

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C

12/15/2014

IS61QDPB42M18A/A1/A2

IS61QDPB41M36A/A1/A2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last two write addresses produces data from the write buffers. The SRAM

maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω at V

DDQ

=1.5V. The RQ resistor should be placed less than two inches

away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ should not be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. During power-up, the driver impedance is in the middle of allowable impedances

values. The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Locked Loop (DLL)

Delay Lock Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to enhance

the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match the clock

frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with one cycle latency and a longer access time which is known in DDR-I or legacy

QUAD mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C

12/15/2014

推荐资源

GD32F305 CAN调试失败: 缓存一直释放不了，CAN芯片这里一直没有波形出来。什么原因...; cheche1025 GD32 MCU

LPC1300 MCU USB使用指南: LPC1300系列微控制器工作频率高达72MHz，功耗低至200μA/MHz，将ARM架构的功耗性能带上一个新的台阶。该系列微控制器内置嵌套向量中断控制器NVIC，支持中断嵌套和优先级分组机制，并集成电源管 ......; clark 单片机

wince文件保存: wince 下如何像windows下一样创建txt文件。并将它保存在flash中。...; strongli2008 嵌入式系统

LPC1500体验—窗口看门狗: 通过查阅数据手册了解到窗口看门狗的功能是如果软件在窗口时间内喂狗失败则复位处理器。相关特性如下：配置如下： Chip_SYSCTL_PowerUp(SYSCTL_POWERDOWN_WDTOSC_PD); wdtFreq = Chip_ ......; huchang99 NXP MCU

求解__no_init: __no_init 变量名 @ 地址这个地址是必须有的吗？如果是，该怎么确定这个地址呢。__no_init的作用是不对变量进行初始化，那变量有值吗？ ...; zzbaizhi 微控制器 MCU

求助各位工程师，关于开关电源对载波通信的影响: 155829各位工程师，小弟最近新接手一个案子，载波通信用开关电源，由于不太了解载波通信，对开关电源对载波通信的影响不清楚，求助大家帮忙分析一下开关电源是怎样影响通信灵敏度的？...; 褚众电源技术

USART波特率 vs SPI速率--学习笔记

　　本篇文章将与大家探讨USART波特率 vs SPI速率。这里提出一个问题，为什么USART的波特率是内核时钟的1/8或者1/16，而SPI最快的频率可以是内核时钟的1/2。　　请大家带着这个问题来阅读本文。　　　　串口和SPI内部时钟　　在回答上面问题之前，需要先了解STM32内部时钟的概念，尤其是串口和SPI的内部时钟。　　STM32里包含有系统时钟、AHB时钟和APB时钟...[详细]
AI造车第一车企，造出全球首个AI座舱

如果说汽车的终极形态是硅基生命体，那么在智能驾驶领域，它已经逐渐具备了「老司机」的样貌；而在智能座舱领域，它同样需要像一个人，甚至像一个「老朋友」。这是 AI 类人化演进的必然结果。从 DeepSeek 到 Manus，大模型的突破不断释放出深度思考、逻辑推理和执行决策的能力。而这些能力，唯有在智能座舱这一超级应用场景中，才能得到充分落地与扩展。在吉利发布的 Flyme Aut...[详细]
基于单片机的FLAC高保真数字音频播放器设计

一、项目概述 1.1 引言目前，大部分的音乐文件都是以mp3格式来保存的，mp3是一种有损的音频压缩格式，它无法完美地再现原版音乐。随着存储器容量的扩大、网络带宽的增加、处理器性能的增强以及人们对生活品质要求的提高，无损音乐越来越受到人们的青睐，对无损音乐播放器的需求也就越来越大。 1.2 项目背景/选题动机我们希望能在 AVR 单片机上实现一个“FLAC高保真音频播放器”。播放器用...[详细]
英伟达今天公布人形机器人“黑科技”

“你设置好日程提醒了吗？” 8月24日，英伟达机器人官方账号在社交平台上发布了一张黑色礼盒的照片，附着一张带着创始人黄仁勋签名、配文为“好好享受”的贺卡。此次预热的产品，是一款针对机器人的“新大脑”。两天前，英伟达便发布了预热视频，黄仁勋写下一张贺卡称：“好好享受你的新大脑吧！” 随后，一款人形机器人拿起礼盒上的贺卡，读了起来，这款机器人来自中国厂商傅利叶。 ...[详细]
小鹏汽车与芯联集成联合开发国内首个混合碳化硅产品实现量产

近日，小鹏汽车与芯联集成联合宣布，国内首个混合碳化硅产品已实现量产。该产品由小鹏汽车设计开发、芯联集成联合开发并量产落地。这一成果为提升新能源汽车的性能和降低成本开辟了新路径。碳化硅（SiC）材料因其卓越的物理特性，如更高的导热系数、击穿电压和开关速度，在功率半导体领域展现出巨大优势，成为推动新能源汽车技术进步和未来发展的关键方向。然而，较高的成本一直制约着碳化硅技术的广泛应用。...[详细]
高阶辅助驾驶普及拐点已至，谁能占据智驾市场头筹？

在汽车智能化变革的浪潮中，高阶辅助驾驶正从前沿科技逐渐走进大众视野，成为行业竞争的新高地。2025年，被业内广泛视为高阶辅助驾驶普及的关键拐点，市场竞争愈发激烈，各大企业纷纷发力，试图在这片充满潜力的市场中抢占先机。近期，地平线HSD先锋体验日成为行业焦点，其发布的全新版本，以一段式端到端+强化学习技术为核心，基于征程6P强大的算力基座，为用户带来了前所未有的拟人辅助驾驶体验，被誉为“中国...[详细]
文远知行发布一段式端到端辅助驾驶解决方案，预计2025年内量产上车

8月21日，文远知行WeRide正式推出与博世合作的一段式端到端辅助驾驶解决方案——WePilot AiDrive，这距离双方合作的“两段式端到端”方案量产上车仅半年。目前，WePilot AiDrive已完成核心功能验证，预计2025年内实现量产上车，助力全球辅助驾驶行业走向更智能、更高效、更普适的大规模应用阶段。据悉，相比先感知再决策的传统两段式架构，文远知行WePilot Ai...[详细]
新能源汽车整晚充电会导致电线发热起火吗

充电对于新能源汽车的使用来说，都不陌生，而作为电池的能量补给的方式来源来说，充电桩是个很重要的装置，新能源汽车充电分为快充和慢充，而一般来说，都会白天使用，利用晚上的时间对于车辆进行补电，根据充电时间来说，慢充需要5到8个小时才可以充满。充的时间过长，如整晚充电会不会导致电线发热起火？在使用的时候是无需担心的，根据车辆的充电装置来说，车辆充电器是带有自动断电功能，无论是慢充充电桩也好，还是...[详细]
品英Pickering 助力用户在未来汽车测试中处于领先地位

2025中国国际汽车测试展将于2025年8月27-29日在上海世博展览馆举行 2025年8月 22 日，英国克莱克顿海滨 —— 易开发、易部署、高性能的电子测试/验证系统的领先制造商与服务商，模块化信号开关和信号仿真解决方案的全球供应商，英国Pickering集团将在2025年8月27-29日举办的2025中国国际汽车测试展(Automotive Testing Expo China)期间，...[详细]
有R型电源变压器，再也不怕电压不合适！

在日常R型电源变压器运行中，随着使用设备的调整，使用的电压也有所变化，所以有人就会问了，那这个时候的变压器能修改电压吗？答案是可以的，一般情况下，变压器的电源电压不得超过额定值±5%，变压器可以在额定负荷下运行。那电源变压器是如何改变电压的呢？下面我们一起来看看。电源变压器不仅具有普通的电压变换功能，还具有绝缘隔离和功率传输功能；为了更好地实现这些功能，我们应该注意变压器的几个参数。首先是...[详细]
1--STM32 ADC1与ADC2 16通道DMA采集笔记

最近在搞ADC，网上还是很多资源的，以下为参考链接： 1、对STM32 ADC单次转换模式连续转换模式扫描模式的理解： https://www.cnblogs.com/zhanghankui/p/5192324.html/ 2、STM32F103ADC的工作模式和触发方式的探索与理解： http://www.stmcu.org.cn/module/forum/thread-598744-1...[详细]
【节能学院】智能马达保护器在有色冶金行业中的应用

前言低压电动机作为有色冶炼企业底层大量使用的设备，其异常运行不仅影响冶炼厂的正常生产，还会威胁到人的生命安全，因此为电动机设置合适而又全面的保护至关重要。智能电动机保护器集保护、遥测、通信、遥控、显示等功能于一体，是目前功能最全面的电动机保护设备，能最大限度保证设备运行的安全可靠性，从而实现智能化和高精度保护，同时还能对电动机的状态进行全面监控。电动机过载保护设备的发展 1.1热继电器 ...[详细]
快速入门 | 篇十五：运动控制器运动缓冲简介

之前正运动技术与大家分享了，运动控制器的固件升级、ZBasic程序开发、ZPLC程序开发、与触摸屏通讯和输入/输出IO的应用、运动控制器数据与存储的应用、运动控制器ZCAN、EtherCAT总线的使用、示波器的应用、多任务运行的特点、运动控制器中断的应用、U盘接口的使用、ZDevelop 编程软件的使用以及运动控制器的基础轴参数与基础运动控制指令等。今天，我们来讲解一下正运动技术运动控制器...[详细]
在车辆自燃方面，电动汽车和燃油汽车有什么不一样

说起车辆的自燃问题，无论是纯电动汽车还是燃油车，都会有自燃的事件出现，对于同样是自燃，电动汽车和燃油车汽车有哪些不一样？从车辆的特性上面来说，电动汽车自燃以动力电池等部件所引起，而燃油车的自燃以电路和油路故障等问题所引起，纯电动汽车来说，采用的是三元锂电池，随着动力电池的能量密度变高，电池内部电极变得活跃，一旦电池出现问题，便会留下安全隐患，加之电动汽车电池组数量多，采用叠加电池来实现，...[详细]
完整解决方案打包奉送：多点触控智能家居平台软硬件实现

　　绪论　　近年来，多点触控(Multi-Touch)成为了代替人机交互传统方式的新方式。它抛弃了键盘，鼠标，实现了多人同时交互，是人机交互的一场革命性创新。但可惜的是，该项技术还处在初级阶段，Multi-Touch的产品很多还只是面向高端或军工用户，价格十分高昂。这对广大消费者来说都是不能承受的。此外，目前基于Multi-Touch应用的软件业相当较少，且大多数停留在游戏娱乐的功能上，这样也...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多