DATASHEET
ISL6146
Low Voltage OR-ing FET Controller
The
ISL6146
represents a family of OR-ing MOSFET controllers
capable of OR-ing voltages from 1V to 18V. Together with suitably
sized N-channel power MOSFETs, the ISL6146 increases power
distribution efficiency when replacing a power OR-ing diode in high
current applications. It provides gate drive voltage for the
MOSFET(s) with a fully integrated charge pump.
The ISL6146 allows users to adjust with external resistor(s) the
V
OUT
- V
IN
trip point, which adjusts the control sensitivity to system
power supply noise. An open drain FAULT pin will indicate if a
conditional or FET fault has occurred.
The ISL6146A and ISL6146B are optimized for very low voltage
operation, down to 1V with an additional independent bias of 3V
or greater.
The ISL6146C provides a voltage compliant mode of operation
down to 3V with programmable undervoltage lock out and
overvoltage protection threshold levels.
The ISL6146D and ISL6146E are like the ISL6146A and ISL6146B
respectively, but do not have conduction state reporting via the
fault output
.
TABLE 1. KEY DIFFERENCES BETWEEN PARTS IN FAMILY
PART
NUMBER
ISL6146A
ISL6146B
ISL6146C
ISL6146D
ISL6146E
KEY DIFFERENCES
Separate BIAS and V
IN
with Active High Enable
Separate BIAS and V
IN
with Active Low Enable
V
IN
with OVP/UVLO Inputs
ISL6146A without Conduction Monitor and Reporting
ISL6146B without Conduction Monitor and Reporting
FN7667
Rev 5.00
Aug 17, 2015
Features
• OR-ing down to 1V and up to 20V with ISL6146A, ISL6146B,
ISL6146D and ISL6146E
• Programmable voltage compliant operation with ISL6146C
• V
IN
hot swap transient protection rating to +24V
• High speed comparator provides fast <0.3µs turn-off in
response to shorts on sourcing supply
• Fastest reverse current fault isolation with 6A turn-off
current
• Very smooth switching transition
• Internal charge pump to drive N-channel MOSFET
• User programmable V
IN
- V
OUT
Vth for noise immunity
• Open-drain FAULT output with delay
- Short between any two of the OR-ing FET terminals
- GATE voltage and excessive FET V
DS
- Power-good indicator (ISL6146C)
• MSOP and DFN package options
Applications
• N+1 industrial and telecom power distribution systems
• Uninterruptable power supplies
• Low voltage processor and memory
• Storage and datacom systems
Q1
+
VIN GATE VOUT
BIAS
ADJ
ISL6146B
FLT
GND
-
Q2
+
VIN GATE VOUT
VOUT
BIAS
ADJ
ISL6146B
FLT
GND
-
EN
EN
+
C
O
M
M
O
N
P
O
W
E
R
B
U
S
+C
O
M
M
O
N
P
O
W
E
R
B
U
S
GATE FAST OFF, ~200ns FALL TIME
~70ns FROM 20V TO 12.6V ACROSS 57nF
GATE OUTPUT SINKING ~ 6A
VOLTAGE
DC/DC
(3V - 20V)
VOLTAGE
DC/DC
(3V - 20V)
FIGURE 1. TYPICAL APPLICATION
FIGURE 2. ISL6146 GATE HIGH CURRENT PULL-DOWN
FN7667 Rev 5.00
Aug 17, 2015
Page 1 of 28
ISL6146
Table of Contents
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Thermal Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Typical Performance Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Functional Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Power-up Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Typical Applications Circuits. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
ISL6146 Evaluation Platforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Description and Use of the Evaluation Boards. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
About Intersil . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Package Outline Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
L8.3x3J . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
M8.118 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
FN7667 Rev 5.00
Aug 17, 2015
Page 2 of 28
ISL6146
Block Diagram
BIAS
Q-PUMP
VDS FORWARD
REGULATOR
GATE
FAULT DIAGNOSTIC
1. V
IN
- V
OUT
> 570mV
2. GATE - V
IN
< 220mV (A, B, C only)
3. TEMP > +150°C
4. V
BIAS
< POR (ISL6146A/B/D/E)
5. V
IN
OR V
OUT
< POR (ISL6146C)
6. V
IN
< V
OUT
7. Gate to Drain and Gate to Source Shorts
UVLO
8mA
ENABLE
EN/EN
ENABLE
EN
+
FLT
VIN
19mV
VOUT
+
-
+
-
+
REVERSE DETECTION
57mV COMPARATOR
+
*
4A
HIGH SPEED
COMPARATOR
+
-
V
REF
OVP
+
ADJ
+
*
Connected to BIAS on ISL6146A/B/D/E
Connected to VOUT on ISL6146C
ISL6146A/B/D/E
+
-
V
REF
ISL6146C
Pin Configuration
ISL6146A, ISL6146B, ISL6146D, ISL6146E
GATE
VIN
BIAS
EN ISL6146A/D
EN ISL6146B/E
1
2
3
4
8
7
6
5
VOUT
ADJ
FAULT
GND
ISL6146
(8 LD MSOP/DFN)
TOP VIEW
GATE
VIN
1
2
3
4
ISL6146C
8
7
6
5
VOUT
ADJ
FAULT
GND
UVLO
OVP
EPAD on DFN only, connect to GND
Pin Descriptions
MSOP/
DFN
1
SYMBOL
GATE
DESCRIPTION
Gate Drive output to the external N-Channel MOSFET generated by the IC internal charge pump. Gate turn-on time is typically
<1ms. Allows active control of external N-Channel FET gate to perform OR-ing function.
The GATE drive is between V
IN
+ 7V at V
IN
= 3.3V and V
IN
+12V at V
IN
= 18V.
Connected to the sourcing supply side (OR-ing MOSFET source), this pin serves as the sense pin to determine the OR’d supply
voltage. The OR-ing MOSFET will be turned off when V
IN
becomes lower than V
OUT
by a value more than the externally set
threshold or the defaulted internal threshold. Range: 0V to 24V
Primary bias pin. Connected to an independent voltage supply greater than or equal to 3V and greater than V
IN
.
Range: 3.0 to 24V
2
VIN
3
ISL6146A
ISL6146B
ISL6146D
ISL6146E
3
ISL6146C
4
ISL6146A
ISL6146D
BIAS
UVLO
EN
Programmable UVLO protection to prevent premature turn-on prior to VIN being adequately biased. Range: 0V to 24V
Active high enable input to turn on the FET. Internally pulled low to GND through 2MΩ.
Range: 0V to 24V
FN7667 Rev 5.00
Aug 17, 2015
Page 3 of 28
ISL6146
Pin Descriptions
MSOP/
DFN
4
ISL6146B
ISL6146E
4
ISL6146C
5
6
SYMBOL
EN
(Continued)
DESCRIPTION
Active low enable input to turn on the FET. Internally pulled high to BIAS through 2MΩ. Range: 0 to 24V
OVP
GND
FAULT
Programmable OV protection to prevent continued operation when the monitored voltage is too high. A back-to-back FET
configuration must be employed to implement the OVP capability. Range: 0V to 24V
Chip ground reference.
Open-drain pull-down fault indicating output with internal on-chip filtering (T
FLT
). The ISL6146 fault detection circuitry pulls
down this pin to GND as it detects a fault or a disabled input (EN = ‘0’ or EN = ‘1’).
Different types of faults and their detection mechanisms are discussed in more detail on
page 17.
These faults include:
a. GATE is OFF (GATE < V
IN
+0.2V) when enabled [this condition is not reported on the ISL6146D and ISL6146E]
b. V
IN
-V
OUT
> 0.57V when ON.
c. FET G-D or G-S or D-S shorts.
d. V
IN
< POR
L2H
e. V
IN
< V
OUT
f. Over-Temperature
Range: 0 to V
OUT
Resistor programmable V
IN
- V
OUT
Voltage Threshold (Vth) of the High Speed Comparator. This pin is either directly
connected to VOUT or can be connected through a 5kΩ to 100kΩ resistor to GND. Allows for adjusting the voltage difference
threshold to prevent unintended turn-off of the pass FET due to normal system voltage fluctuations.
Range: 0.4 to V
OUT
The second sensing node for external FET control and connected to the Load side (OR-ing MOSFET Drain). This is the
common connection point for multiple paralleled supplies. V
OUT
is compared to V
IN
to determine when the OR-ing FET has
to be turned off. Range: 0V to 24V
7
ADJ
8
VOUT
PAD
Thermal Pad Connect to GND
FN7667 Rev 5.00
Aug 17, 2015
Page 4 of 28
ISL6146
Ordering Information
PART NUMBER
(Notes
1, 2, 3)
ISL6146AFUZ
ISL6146AFRZ
ISL6146BFUZ
ISL6146BFRZ
ISL6146CFUZ
ISL6146CFRZ
ISL6146DFUZ
ISL6146DFRZ
ISL6146EFUZ
ISL6146EFRZ
ISL6146AEVAL1Z
ISL6146BEVAL1Z
ISL6146CEVAL1Z
ISL6146DEVAL1Z
ISL6146EEVAL1Z
NOTES:
1. Add “-T*” suffix for tape and reel. Please refer to
TB347
for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for
ISL6146.
For more information on MSL please see techbrief
TB363.
PART
MARKING
6146A
46AF
6146B
46BF
6146C
46CF
6146D
46DF
6146E
46EF
TEMP RANGE
(°C)
-40 to +125
-40 to +125
-40 to +125
-40 to +125
-40 to +125
-40 to +125
-40 to +125
-40 to +125
-40 to +125
-40 to +125
8 Ld MSOP
8 Ld 3x3 DFN
8 Ld MSOP
8 Ld 3x3 DFN
8 Ld MSOP
8 Ld 3x3 DFN
8 Ld MSOP
8 Ld 3x3 DFN
8 Ld MSOP
8 Ld 3x3 DFN
PACKAGE
(Pb-free)
PKG.
DWG. #
M8.118
L8.3x3J
M8.118
L8.3x3J
M8.118
L8.3x3J
M8.118
L8.3x3J
M8.118
L8.3x3J
ISL6146A Evaluation Board (If desired with ISL6146D, please contact support)
ISL6146B Evaluation Board (If desired with ISL6146E, please contact support)
ISL6146C Evaluation Board
1 pair of ISL6146D Mini Development Boards (If desired with ISL6146A, please contact support)
1 pair of ISL6146E Mini Development Boards (If desired with ISL6146B, please contact support)
FN7667 Rev 5.00
Aug 17, 2015
Page 5 of 28
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
