NJW1106
PPRELIMINARY
DOLBY PRO LOGIC SURROUND DECODER
n
GENERAL DESCRIPTION
The
NJW1106
is a surround processor including all of the
necessary circuits of Dolby Pro Logic Surround decoder and
digital delay.
2
All of internal statuses are controlled by I C BUS interface.
In addition to Dolby Pro Logic Surround function, it
performs easily other surround function such as Hall, Live,
Disco and others.
n
PACKAGE OUTLINE
NJW1106FC2-80
NJW1106FC2
Dolby and double-D symbol are trademarks of Dolby Laboratories Licensing Corporation.
San Francisco, CA94103-4813.USA.
This device is available only to licensees of Dolby Lab.
Licensing and application information may be obtained from Dolby Lab.
Purchase of I2C components of New Japan Radio Co., Ltd. or one of its sublicensed Associated
Companies conveys a license under the Philips I2C Patent Rights to use these components in an
I2C system, provided that the system conforms to the I2C Standard Specification as defined by
Philips.
n
FEATURES
l
Operating Voltage : V
CC
=10V(Analog Block), V
DD
=5V(Digital Block)
l
Digital Delay on chip
2
l
I C BUS Interface
SDA, SCL
l
Bi-CMOS Technology
l
Package Outline
QFP80, QFP100
n
FUNCTION
[Dolby Pro Logic Surround]
l
Automatic input balance
l
Noise sequencer
l
Adaptive matrix
l
Center channel control (Wide, Normal, Phantom, Off)
l
Modified B-type noise reduction
l
7kHz low-pass filter
l
Dolby 3 stereo mode
l
Digital time delay (15,20,25,30msec.)
n
SYSTEM BLOCK DIAGRAM
[Other Surround]
l
Surround Signal Selector
(L+R, L-R, EXTIN)
l
Front mixing control
l
Digital time delay
(15,20,25,30,40,50,60msec.)
[Other Function]
l
Digital auxiliary outputs
(AUX0-AUX7)
LIN
RIN
Input Autobalance
Noise Sequencer
Adaptive Matrix
Center Mode
LOUT
COUT
ROUT
Modified
BNR
7KHz
LPF
L+R
L-R
EXTIN
Delay
SOUT
I
2
C Interface
SW. Controller
ADD/SUB
SDA
SCL
AUX0-7
MD1
MD2
Ver.1.0
-1-
NJW1106
n
ABSOLUTE MAXIMUM RATING (Ta=25°C)
PARAMETER
Supply Voltage
Power Dissipation
ó
Operating Temperature Range
Storage Temperature Range
SYMBOL
V
CC
V
DD
P
D
T
opr
T
stg
RATING
13
6.5
(QFP80) 1.3
(QFP100) 1.3
-40 to +85
-40 to +150
UNIT
V
W
°C
°C
*On board
n
ELECTRICAL CHARACTERISTICS (V
CC
=10V, V
DD
=5V, Ta=25°C)
PARAMETER
OVERALL
X
Supply Voltage Range
Supply Current
Reference Voltage
Threshold Voltage
INPUT AUTO BALANCE
X
Capture Range
Error Correction
Output Level Accuracy
relative to Cch
Matrix Rejection relative
Headroom
Total Harmonic Distortion
Signal to Noise Ratio
NOISE SEQUENCER
X
Output Noise Level
Output Noise Level
Accuracy relative to Cch
MODIFIED B-TYPE NOISE REDUCTION (0dB=300mVrms, f=100Hz at Sin Sout)
X
Voltage Gain
Decode Responce1
Decode Responce2
Decode Responce3
Decode Responce4
Total Harmonic Distortion
Headroom
Signal to Noise Ratio
GV-NR
DEC1
DEC2
DEC3
DEC4
THDNR
HRNR
SNNR
Vin=0dBd,f=100Hz
Vin=0dBd,f=1kHz
Vin=-15dBd,f=1.4kHz
Vin=-20dBd,f=1.4kHz
Vin=-40dBd,f=5kHz
Vin=0dBd,f=1kHz
V
CC
=9V at THD=1%
Rg=0,weightted:CCIR/ARM
-
-1.6
-3.0
-4.9
-6.8
-
15
73
9.5
-0.1
-1.5
-3.4
-5.3
0.07
17
78
-
1.4
0.0
-1.9
-3.8
0.3
-
-
dB
dB
dB
dB
dB
%
dB
dB
Vno
'Vno
L,R,S’ch.out
-15.0
-0.5
-12.5
0.0
-10.0
0.5
dB
dB
MR
HR-AM
THD-AM
SNAM
L,R,S’ch.out
V
CC
=9V at THD=1%
L,R,C,S’ch.out at 4ch.mode
L,R,ch.out at 2ch.mode
Rg=0,wt:CCIR-ARM at 4ch.mode
L,R,ch.out at 2ch.mode
25
15
-
-
75
93
40
17
0.05
0.002
80
100
-
-
0.2
0.1
-
-
dB
dB
%
%
dB
dB
CPR
CER
'Vol
L,R,S’ch.out
-
-
-0.5
5
4
0
-
-
0.5
dB
V
CC
V
DD
I
CC
I
DD
V
REF
V
thh
V
thl
No Signal
No Signal
No Signal
Digital input high level
Digital input low level
9
4.5
-
-
3.6
0.7V
DD
0.0
10
5
37
6
4.0
-
-
13
5.5
50
10
4.4
V
DD
0.3V
DD
V
V
mA
mA
V
V
V
SYMBOL
TEST CONDITION
MIN.
TYP.
MAX.
UNIT
ADAPTIVE MATRIX (0dB=300mVrms, f=1kHz at Cin Cout)
X
Ver.1.0
-2-
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
