®
RT3602AE
Triple Channel PWM Controller for IMVP8 Mobile CPU Core
Power Supply
General Description
The RT3602AE is an IMVP8 compliant CPU power
controller which includes three voltage rails : a 2/1 phase
synchronous Buck controller, the MAIN VR, a single phase
synchronous Buck controller, the auxiliary VR, and a
single phase synchronous Buck controller, the VCCSA
VR. The RT3602AE adopts G-NAVP
TM
(Green Native AVP)
which is Richtek's proprietary topology derived from finite
DC gain of EA amplifier with current mode control, making
it easy to set the droop to meet all Intel CPU requirements
of AVP (Adaptive Voltage Positioning). Based on the G-
NAVP
TM
topology, the RT3602AE also features a quick
response mechanism for optimized AVP performance
during load transient. The RT3602AE supports mode
transition function with various operating states. A serial
VID (SVID) interface is built in the RT3602AE to
communicate with Intel IMVP8 compliant CPU. The
RT3602AE supports VID on-the-fly function with three
different slew rates : Fast, Slow and Decay. By utilizing
the G-NAVP
TM
topology, the operating frequency of the
RT3602AE varies with VID, load and input voltage to further
enhance the efficiency even in CCM. Moreover, the G-
NAVP
TM
with CCRCOT (Constant Current Ripple COT)
technology provides superior output voltage ripple over
the entire input/output range. The built-in high accuracy
DAC converts the SVID code ranging from 0.25V to 1.52V
with 5mV per step. The RT3602AE integrates a high
accuracy ADC for platform setting functions, such as quick
response trigger level. Besides, the setting function also
supposes this two rails address exchange. The RT3602AE
provides VR ready output signals. It also features complete
fault protection functions including over-voltage (OV),
negative voltage (NV), over-current (OC) and under-voltage
lockout (UVLO). The RT3602AE is available in the WQFN-
48L 6x6 small foot print package.
Features
Intel IMVP8 Serial VID Interface Compatible Power
Management States
2/1 Phase (MAIN VR) + Single Phase (Auxiliary VR)
+ Single Phase (VCCSA VR) PWM Controller
G-NAVP
TM
(Green Native Adaptive Voltage
Positioning) Topology
0.5% DAC Accuracy
Differential Remote Voltage Sensing
Built-in ADC for Platform Programming
Accurate Current Balance
System Thermal Compensated AVP
Diode Emulation Mode at Light Load Condition for
Multiple or Single Phase Operation
Fast Transient Response
VR Ready Indicator
Thermal Throttling
Current Monitor Output
OVP, OCP, NVP, UVLO
Slew Rate Setting/Address Flip Function
Rail Address Flexibility
DVID Enhancement
RoHS Compliant and Halogen Free
Applications
IMVP8 Intel Core Supply
Notebook/ Desktop Computer/ Servers Multi-phase CPU
Core Supply
AVP Step-Down Converter
Simplified Application Circuit
RT3602AE
To PCH
VR_READY PWM_AUXI
VR_HOT
To CPU
VCLK
VDIO
ALERT
PWM1_MAIN
PWM2_MAIN
Driver
Driver
MOSFET
MOSFET
Driver
MOSFET
V
AXG
V
SA
PWM_SA
Driver
MOSFET
V
CORE
Copyright
©
2018 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS3602AE-01 June 2018
www.richtek.com
1
RT3602AE
Ordering Information
RT3602AE
Package Type
QW : WQFN-48L 6x6 (W-Type)
(Exposed Pad-Option 1)
Lead Plating System
G : Green (Halogen Free and Pb Free)
Note :
Richtek products are :
½
Pin Configuration
(TOP VIEW)
RGND_MAIN
VSEN_MAIN
PSYS
FB_SA
RGND_SA
COMP_SA
VREF06/PSET
ISENN_SA
ISENP_SA
IMON_SA
VR_READY
EN
48 47 46 45 44 43 42 41 40 39 38 37
RoHS compliant and compatible with the current require-
ments of IPC/JEDEC J-STD-020.
Suitable for use in SnPb or Pb-free soldering processes.
½
Marking Information
RT3602AEGQW : Product Number
IMON_MAIN
SET1
FB_MAIN
COMP_MAIN
SET2
SET3
ISEN1N_MAIN
ISEN2N_MAIN
ISEN2P_MAIN
ISEN1P_MAIN
TSEN_MAIN
VIN
1
2
3
4
5
6
7
8
9
10
11
12
13 14 15 16 17 18 19 20 21 22 23 24
49
36
35
34
33
32
31
30
29
28
27
26
25
GND
PWM_SA
DRVEN
VCLK
ALERT
VDIO
VR_HOT
IMON_AUXI
ISENP_AUXI
ISENN_AUXI
VSEN_AUXI
COMP_AUXI
RGND_AUXI
Functional Pin Description
Pin No
1
Pin Name
IMON_MAIN
Pin Function
Main rail VR current monitor output. This pin outputs a voltage proportional to
the output current.
Platform setting. Platform can use this pin to set switching frequency, ki gain,
QRTH, QR width and anti-overshoot for Auxiliary VR. Connect the SET1 pin to
5V and turn-on the EN pin, if the soldering is good, V
SEN_MAIN
= V
SEN_AUXI
=
1.1V and V
SEN_SA
= 1.05V.
Negative input of the error amplifier. This pin is for main rail VR output voltage
feedback to controller.
Main rail VR compensation. This pin is error amplifier output pin.
Platform setting. Platform can use this pin to set switching frequency, ki gain,
QRTH, QR width and anti-overshoot for MAIN VR.
Platform Setting. Platform can use this pin to set switching frequency, ki gain
zero load-line, QRTH and QR width for VCCSA rail. And it can be set
DVID_TH and force-non-zero VBOOT function for Main and AUXI rail.
Negative current sense inputs of multi-phase main rail VR Channel 1 and 2.
Positive current sense inputs of multi-phase main rail VR Channel 1 and 2.
Thermal sense input for main rail VR.
VIN input pin. Connect a low pass filter to this pin to set on-time.
Controller power supply. Connect this pin to 5V and place a decoupling
capacitor 2.2F at least. The decoupling capacitor
is
placed as close to PWM
controller as possible.
is a registered trademark of Richtek Technology Corporation.
2
SET1
3
4
5
6
7, 8
10, 9
11
12
13
FB_MAIN
COMP_MAIN
SET2
SET3
ISEN[1:2]N_MAIN
ISEN[1:2]P_MAIN
TSEN_MAIN
VIN
VCC
Copyright
©
2018 Richtek Technology Corporation. All rights reserved.
www.richtek.com
2
VCC
NC
NC
PWM1_MAIN
PWM2_MAIN
DRVEN_SET
NC
NC
NC
PWM_AUXI
TSEN_AUXI
FB_AUXI
RT3602AE
GQW
YMDNN
YMDNN : Date Code
WQFN-48L 6x6
DS3602AE-01 June 2018
RT3602AE
Pin No
14, 15, 19, 20, 21 NC
16, 17
18
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
Pin Name
No internal connection.
Pin Function
PWM[1:2]_MAIN PWM outputs for main rail VR of Channel 1 and 2.
DRVEN_SET
PWM_AUXI
TSEN_AUXI
FB_AUXI
RGND_AUXI
COMP_AUXI
VSEN_AUXI
ISENN_AUXI
ISENP_AUXI
IMON_AUXI
VR_HOT
VDIO
ALERT
VCLK
DRVEN
PWM_SA
EN
VR_READY
IMON_SA
ISENP_SA
ISENN_SA
VREF06/PSET
COMP_SA
RGND_SA
FB_SA
Set DRVEN output function at PS4. Set to 5V DRVEN is floating, and set to
GND DRVEN is low at PS4.
PWM outputs for auxiliary rail VR.
Thermal sense input for AUXI rail VR.
Negative input of the error amplifier. This pin is for auxiliary rail VR output
voltage feedback to controller.
Return ground for auxiliary rail VR. This pin is the negative node of the
differential remote voltage sensing.
Auxiliary rail VR compensation. This pin is error amplifier output pin.
Auxiliary VR voltage sense input. This pin is connected to the terminal of
Main VR output voltage.
Negative current sense input of single-phase auxiliary Rail.
Positive current sense input of single-phase auxiliary Rail.
Auxiliary rail VR current monitor output. This pin outputs a voltage
proportional to the output current.
Thermal monitor output. This pin is active low.
VR and CPU data transmission interface.
SVID alert. (Active low)
Synchronous clock from the CPU.
External driver enable control. Connecting to driver enable pin.
PWM outputs for VCCSA VR.
VR enable control input.
VR ready indicator.
VCCSA rail VR current monitor output. This pin outputs a voltage
proportional to the output current.
Positive current sense input of single-phase VCCSA rail VR.
Negative current sense input of single-phase VCCSA rail VR.
Fixed 0.6V output reference voltage. This voltage is used to offset the output
voltage of IMON pin. Between this pin and GND must be placed a exact
0.47F decoupling capacitor and 3.9 resistor.
VCCSA rail VR compensation. This pin is error amplifier output pin.
Return ground for VCCSA rail VR. This pin is the negative node of the
differential remote voltage sensing.
Negative input of the error amplifier. This pin is for VCCSA rail VR output
voltage feedback to controller.
Copyright
©
2018 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS3602AE-01 June 2018
www.richtek.com
3
RT3602AE
Pin No
46
47
48
49
(Exposed Pad)
Pin Name
PSYS
VSEN_MAIN
RGND_MAIN
GND
Pin Function
System Input Power Monitor. Place the PSYS resistor as close to the IC as
possible.
Main VR voltage sense input. This pin is connected to the terminal of MAIN
VR output Voltage.
Return ground for main rail VR. This pin is the negative node of the
differential remote voltage sensing.
Ground. The exposed pad must be soldered to a large PCB and connected
to GND for maximum power dissipation.
Copyright
©
2018 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
4
DS3602AE-01 June 2018
RT3602AE
Functional Block Diagram
VSEN_MAIN
TSEN_MAIN
VSEN_AUXI
TSEN_AUXI
VR_READY
VR_HOT
ALERT
PSYS
VCLK
SET1
SET2
SET3
VDIO
MUX
IMONI_SA
ADC
IMONI_MAIN
ADC
IMONI_AUXI
ADC
ADC
SVID Interface
Configuration Registers
Control Logic
QRTH
QRWIDTH
OCS
AI
TONSET
IMAX
ADDR
OLL
ANTIOVS
OCP
PWM
CMP
QR
QRWIDTH
TONSET
RAMP
+
IMONI_AUXI
From Control Logic
RGND_MAIN
DAC
Soft-Start &
Slew Rate Control
VSET_MAIN
ERROR
AMP
+
-
IB1
+
-
+
-
IMONI_MAIN
+
OCS/OCP_TH
From Control Logic
RGND_SA
DAC
Soft-Start &
Slew Rate Control
VSET
ERROR
AMP
+
-
PWM
CMP
QR
QRWIDTH
TONSET
RAMP
+
IMONI_SA
OCS/OCP_TH
-
ISENN
OC
To Protection Logic
OV/UV/NV
-
ISEN1N_MAIN
OV/UV/NV
x100% x100%
IB1
IB2
OC
To Protection Logic
Current
Balance
IB2
RAMP
AI
PWM
CMP
QR
QRWIDTH
TONSET
OCS/OCP_TH
-
ISEN1N
OC
To Protection Logic
VINR
OV/UV/NV
VIN
Loop Control Protection
Logic
UVLO
GND
VCC
EN
DRVEN
From Control Logic
RGND_AUXI
DAC
Soft-Start &
Slew Rate Control
VSET_AUXI
ERROR
AMP
+
-
FB_AUXI
COMP_AUXI
AI
ISENP_AUXI
ISENN_AUXI
IMON_AUXI
+
-
Offset
Cancellation
+
+
-
TON
GEN/
Driver
Interface
PWM_AUXI
FB_MAIN
COMP_MAIN
ISEN1P_MAIN
ISEN1N_MAIN
VREF
ISEN2P_MAIN
ISEN2N_MAIN
IMON_MAIN
+
-
Offset
Cancellation
Current Mirror
+
+
-
TON
GEN/
Driver
Interface
PWM1_MAIN
PWM2_MAIN
FB_SA
COMP_SA
AI
ISENP_SA
ISENN_SA
IMON_SA
+
-
Offset
Cancellation
+
+
-
TON
GEN/
Driver
Interface
PWM_SA
Copyright
©
2018 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS3602AE-01 June 2018
www.richtek.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
