3
DATA SHEET
ARRAY CHIP RESISTORS
YC124 (8Pin/4R; Pb Free)
sizes 4 × 0402
5%, 1%
Product specification – Feb 04, 2005 V.1
Supersedes Date of Mar. 06, 2003
Product specification
2
8
Chip Resistor Surface Mount
YC
SERIES
124 (Pb Free)
SCOPE
This specification describes YC124 series chip resistor arrays with lead-free terminations made by thick film
process.
ORDERING INFORMATION
Part number is identified by the series, size, tolerance, packing type, temperature coefficient, taping reel and
resistance value.
PHYCOMP ORDERING CODE
12NC
CODE
CTC
XXX XXXXX L
(2)
(3)
(4)
CODE
2350
(1)
YC124 – X X X XX XXXX L
(1) (2) (3)
(4)
(5)
(6)
TYPE/ START TOL. RESISTANCE
(%)
4×0402 IN
(1)
RANGE
ARV341
ARV342
Jumper
2350
2350
2350
±5%
±1%
-
10 to 1 MΩ
10 to 1 MΩ
0
Ω
PAPER / PE TAPE ON REEL (units)
(2)
10,000
033 11xxx
023 2xxxx
033 91001
40,000
033 13xxx
023 8xxxx
-
(1) TOLERANCE
F = ±1%
J = ±5%
(2) PACKAGING TYPE
R = Paper/PE taping reel
(1) The resistors have a 12-digit
ordering code starting with
2350.
(2) The subsequent 4 or 5 digits
indicate the resistor
tolerance and packaging.
(3) The remaining 4 or 3 digits
represent the resistance value
with the last digit indicating
the multiplier as shown in the
table of “Last digit of 12NC”.
(4) “L” means lead-free
terminations.
O
RDERING EXAMPLE
The ordering code of an ARV341
convex chip resistor array, value
1,000
X
with ±5% tolerance,
supplied in tape of 10,000 units
per reel is: 235003311102L.
NOTE
Last digit of 12NC
Resistance decade
(3)
0.01 to 0.0976
X
0.1 to 0.976
X
1 to 9.76
X
10 to 97.6
X
100 to 976
X
1 to 9.76 k
X
10 to 97.6 k
X
100 to 976 k
X
1 to 9.76 M
X
10 to 97.6 M
X
Example:
0.02
X
0.3
X
1
X
33 k
X
10 M
X
=
=
=
=
=
(3) TEMPERATURE COEFFICIENT
OF RESISTANCE
Last digit
0
7
8
9
1
2
3
4
5
6
0200 or 200
3007 or 307
1008 or 108
3303 or 333
1006 or 106
– = Base on spec
(4) TAPING REEL
07 = 7 inch dia. Reel
13 = 13 inch dia. Reel
(5) RESISTANCE VALUE
56R, 560R, 5K6, 56K, 1M
0R = Jumper
(6) RESISTOR TERMINATIONS
L = Lead free terminations (pure Tin)
O
RDERING EXAMPLE
The ordering code of a YC124
convex chip resistor array, value
1,000
X
with ±5% tolerance,
supplied in 7-inch tape reel is:
YC124-JR-071KL.
1. The “L” at the end of the code is only for ordering. On the reel label, the standard CTC or 12NC will be mentioned an additional stamp
“LFP”= lead free production.
2. Products with lead in terminations fulfil the same requirements as mentioned in this datasheet.
3. Products with lead in terminations will be phased out in the coming months (before July 1st, 2006)
www.yageo.com
Feb 04, 2005 V.1
Product specification
3
8
Chip Resistor Surface Mount
YC
SERIES
124 (Pb Free)
MARKING
YC124
2
YNSC029
E-24 series: 3 digits
First two digits for significant figure and 3rd digit for number of zeros
Fig. 1
Value = 240 KΩ
For marking codes, please see EIA-marking code rules in data sheet “Chip resistors marking”.
CONSTRUCTION
The resistors are constructed out of
a high-grade ceramic body. Internal
metal electrodes are added at each
end and connected by a resistive
paste. The composition of the paste
is adjusted to give the approximate
required resistance and laser cutting
of this resistive layer that achieves
Fig. 2
Chip resistor construction
tolerance trims the value. The
resistive layer is covered with a
protective coat. Finally, the eight external terminations (pure Tin) are added. See fig. 2.
DIMENSIONS
Table 1
TYPE
B (mm)
H (mm)
P (mm)
L (mm)
H
2
(mm)
T (mm)
W
1
(mm)
W
2
(mm)
YC124
0.20 ±0.15
0.45 ±0.05
0.50 ±0.05
2.00 ±0.10
0.30 ±0.15
CCB257_a
protective coat
resistor layer
inner electrode
end termination
ceramic substrate
YNSC053
H
B
a
T
W
1
W
2
P
L
a
0.45 ±0.10
0.30 ±0.15
1.00 ±0.10
H
2
Fig. 3
YC124 series chip resistors dimension
For dimension see Table 1
SCHEMATIC
For dimension see Fig. 3 and Table 1
8
7
6
5
handbook, 2 columns
R1
R2
R3
R4
CCA862_b
Fig. 4
Equivalent circuit diagram
R1=R2=R3=R4
1
2
3
4
www.yageo.com
Feb 04, 2005 V.1
Product specification
4
8
Chip Resistor Surface Mount
YC
SERIES
124 (Pb Free)
ELECTRICAL CHARACTERISTICS
Table 2
CHARACTERISTICS
Operating Temperature Range
Maximum Working Voltage
Maximum Overload Voltage
Dielectric Withstanding Voltage
Number of Resistors
Resistance Range
Temperature Coefficient
Jumper Criteria
Rated Current
FOOTPRINT AND SOLDERING
PROFILES
YC124 1/16 W
–55 °C to +155 °C
50 V
100 V
100 V
4
5% (E24) 10
Ω
to 1 MΩ
1% (E24/E96) 10
Ω
to 1 MΩ
Zero Ohm Jumper
< 0.05
Ω
±200 ppm/°C
1.0 A
For recommended footprint and
soldering profiles, please see the
special data sheet “Chip resistors
mounting”.
ENVIRONMENTAL DATA
For material declaration
information (IMDS-data) of the
products, please see the
separated info “Environmental
data" conformed to EU RoHS.
PACKING STYLE AND PACKAGING QUANTITY
Table 3
Packing style and packaging quantity
PRODUCT TYPE
YC124
PACKING STYLE
Paper / PE Taping Reel (R)
REEL DIMENSION
7" (178 mm)
13" (330 mm)
QUANTITY PER REEL
10,000 units
40,000 units
NOTE
1. For Paper/PE tape and reel specification/dimensions, please see the special data sheet “Packing” document.
FUNCTIONAL DESCRIPTION
POWER RATING
YC124 rated power at 70°C is 1/16 W
R
ATED VOLTAGE
The DC or AC (rms) continuous working voltage
corresponding to the rated power is determined by
the following formula:
V =
√(P
X R)
Where
V = Continuous rated DC or
AC (rms) working voltage (V)
P = Rated power (W)
R = Resistance value (X)
Pmax
(%Prated)
100
MRA632
50
0
−55
0
50 70
155
100
Tamb (°C)
Fig. 5
Maximum dissipation (P
max
) in percentage of rated power
as a function of the operating ambient temperature (T
amb
)
www.yageo.com
Feb 04, 2005 V.1
Product specification
5
8
Chip Resistor Surface Mount
YC
SERIES
124 (Pb Free)
TESTS AND REQUIREMENTS
Table 4
Test condition, procedure and requirements
TEST
Temperature
Coefficient of
Resistance
(T.C.R.)
TEST METHOD
MIL-STD-202F-method 304;
JIS C 5202-4.8
PROCEDURE
At +25/–55 °C and +25/+125 °C
REQUIREMENTS
Refer to table 2
Formula:
R
2
– R
1
T.C.R = ------------------------- × 10
6
(ppm/°C)
R
1
(t
2
– t
1
)
Where
t
1
= +25 °C or specified room temperature
t
2
= –55 °C or +125 °C test temperature
R
1
= resistance at reference temperature in ohms
R
2
= resistance at test temperature in ohms
Thermal Shock
MIL-STD-202F-method 107G;
IEC 60115-1 4.19
At –65 (+0/–10) °C for 2 minutes and at +155
(+10/–0) °C for 2 minutes; 25 cycles
At –65 (+0/–5) °C for 1 hour; RCWV applied for
45 (+5/–0) minutes
±(0.5% +0.05
Ω)
for 1% tol.
±(1.0% +0.05
Ω)
for 5% tol.
±(0.5% +0.05
Ω)
for 1% tol .
±(1.0% +0.05
Ω)
for 5% tol.
No visible damage
Low
Temperature
Operation
MIL-R-55342D-Para 4.7.4
Short Time
Overload
MIL-R-55342D-Para 4.7.5;
IEC 60115-1 4.13
2.5 × RCWV applied for 5 seconds at room
temperature
±(1.0% +0.05
Ω)
for 1% tol.
±(2.0% +0.05
Ω)
for 5% tol.
No visible damage
Insulation
Resistance
MIL-STD-202F-method 302;
IEC 60115-1 4.6.1.1
RCOV for 1 minute
≥10
GΩ
Type
Voltage (DC)
YC124
100 V
Dielectric
Withstand
Voltage
MIL-STD-202F-method 301;
IEC 60115-1 4.6.1.1
Maximum voltage (V
rms
) applied for 1 minute
No breakdown or flashover
Type
Voltage (AC)
YC124
100 V
rms
±(0.5% +0.05
Ω)
for 1% tol.
±(1.0% +0.05
Ω)
for 5% tol.
No visible damage
Resistance to
Soldering
Heat
MIL-STD-202F-method 210C;
IEC 60115-1 4.18
Unmounted chips; 260 ±5 °C for 10 ±1 seconds
Life
MIL-STD-202F-method 108A;
IEC 60115-1 4.25.1
At 70 ±2 °C for 1,000 hours; RCWV applied for
1.5 hours on and 0.5 hour off
±(1% +0.05
Ω)
for 1% tol.
±(3% +0.05
Ω)
for 5% tol.
www.yageo.com
Feb 04, 2005 V.1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
