SG723
Precision Voltage Regulator
Description
This monolithic voltage regulator is designed for use with
either positive or negative supplies as a series, shunt,
switching, or floating regulator with currents up to 150 mA.
Higher current requirements may be accommodated through
the use of external NPN or PNP power transistors. This
device consists of a temperature compensated reference
amplifier, error amplifier, power series pass transistor, current
limit, and remote shutdown circuitry.
The SG723 will operate over the full military ambient
temperature range of -55°C to 125°C.
Features
Positive or Negative Supply Operation
Series, Shunt, Switching or Floating Operation
Low Line and Load Regulation
Output Adjustable from 2 V to 37 V
Output Current to 150 mA
Low Standby Current Drain
0.002%/°C Average Temperature Variation
High Reliability Features
MIL-M38510/10201BHA -
SG723F-JAN
MIL-M38510/10201BIA -
SG723T-JAN
MIL-M38510/10201BCA -
SG723J-JAN
MSC-AMS
Level
"S" Processing Available
Block Diagram
June
2015 Rev. 1.4
www.microsemi.com
© 2015 Microsemi Corporation
1
Absolute Maximum Ratings
(Note 1)
Pulse (50 ms) Input Voltage from V
IN
to V- ......................... 50 V
Continuous Input Voltage from V
IN
to V- ............................. 40 V
Input to Output Voltage Differential .................................... 40 V
Maximum Output Current .............................................. 150 mA
Current from V
Z
(J-Package only)................................... 25 mA
Note 1. Exceeding these ratings could cause damage to the device.
Current from V
REF
...............................................................15 mA
Operating Junction Temperature
Hermetic (T, J, F - Packages)..................................... 150°C
Storage Temperature Range ........................... -65°C to 150°C
Lead Temperature (Soldering, 10 s)................................ 300°C
Thermal Data
J Package:
Thermal Resistance-
Junction to Case
,
θ
JC
.................. 30°C/W
Thermal Resistance-
Junction to Ambient
,
θ
JA
.............. 80°C/W
T Package:
Thermal Resistance-
Junction to Case
,
θ
JC
.................. 25°C/W
Thermal Resistance-
Junction to Ambient
,
θ
JA
........... 130°C/W
F Package:
Thermal Resistance-
Junction to Case
,
θ
JC
................... 80°C/W
Thermal Resistance-
Junction to Ambient
,
θ
JA
........... 145°C/W
Note A. Junction Temperature Calculation: T
J
= T
A
+ (P
D
x
θ
JA
).
Note B. The above numbers for
θ
JC
are maximums for the limiting
thermal resistance of the package in a standard
mounting configuration. The
θ
JA
numbers are meant to
be guidelines for the thermal performance of the device/
pc-
board system. All of the above assume no ambient
airflow.
Recommended Operating Conditions
(Note 2)
Input Voltage Range ................................. (V
OUT
+4.5 V) to 38 V
Output Current Range ........................................ 5 mA to 45 mA
Reference Current............................................................. 5 mA
Note 2. Range over which the device is functional.
Zener Current (J-Package only)......................................... 5 mA
Operating Ambient Temperature Range
SG723 .......................................................... -55°C to 125°C
Electrical Characteristics
(Unless otherwise specified, these specifications apply for the operating ambient temperature of T
A
= 25°C, V
IN
= V
C
= 12 V, V- = 0 V, V
OUT
= 5 V,
I
L
= 1 mA, R
SC
= 0
Ω,
C
1
= 100 pF, and divider impedance as seen by error amplifier
≤
10
kΩ.
Low duty cycle pulse testing
techniques
are used
which maintains junction and case temperatures equal to the ambient temperature.)
Parameter
Input Voltage Range
Output Voltage Range
Input to Output Differential
Line Regulation
(Note 3)
Load Regulation
(Note 3)
Ripple Rejection
Temperature Stability
(Note 4)
Short Circuit Current Limit
Reference Voltage
Output Noise Voltage
Standby Current Drain
Long Term Stability
Test Conditions
V
IN
= 12 V to 15 V
T
A
= T
MIN
to T
MAX
V
IN
= 12 V to 40 V
I
L
= 1 to 50 mA
T
A
= T
MIN
to T
MAX
f = 50 Hz to 10
kHz
C
REF
= 0
C
REF
= 5
µF
T
A
= T
MIN
to T
MAX
R
SC
= 10
Ω
BW = 100 Hz to 10
kHz
C
REF
= 0
C
REF
= 5
µF
I
L
= 0, V
IN
= 30 V
SG723
Min. Typ. Max.
9.5
40
2.0
37
3.0
38
0.01 0.1
0.3
0.02 0.2
0.03 0.15
0.6
74
86
0.002 0.015
65
6.95 7.15 7.35
20
2.5
2.3
0.1
Units
V
V
V
%V
OUT
%V
OUT
%V
OUT
%V
OUT
%V
OUT
dB
dB
%/°C
mA
V
µV
rms
µV
rms
mA
%/khr
3.5
Note 3.
Applies for constant junction temperature. Temperature drift
effects must be taken
into account separately when the unit
is operating under conditions of high dissipation.
Note 4. These parameters, although guaranteed,
are not tested in production.
2
Characteristic Curves
160
T- Package
T
A
= 25°C. Free Air
Derate linearly for
maximum
juntion temperature of 150°C
for T-Package
Figure 1. Load Regulation
Figure 2. Maximum Load Current
Figure 3. Current Limiting Characteristics
Figure 4. Regulations vs. Input-Output
Voltage Regulation
Figure 5. Standby Current Drain
Figure 6. Transient Response
Application Information
100 pF
100 pF
Figure 7 - Basic Low Voltage Regulator V
OUT
= 2 V TO 7 V
Figure 8 - Basic High Voltage Regulator V
OUT
= 7 V TO 37 V
3
Application Information
(Continued)
2
k
3k
3k
100 pF
100 pF
Figure 9 - High Current Regulator External NPN Transistor I
L
= 1.0 A
Figure 10 - Negative Voltage Regulator
Connection Diagrams and Ordering Information
(See Notes Below)
Package
10-PIN CERAMIC
FLAT PACK
F - PACKAGE
Part Number
SG723F-JAN
Ambient
Temperature Range
-55°C to 125°C
(Note 3)
CURRENT SENSE
INVERTING INPUT
NON-INVERTING INPUT
V
REF
V-
1
2
3
4
5
10
9
8
7
6
Connection Diagram
CURRENT LIMIT
FREQ. COMP.
V
IN
V
C
V
OUT
14-PIN CERAMIC
DIP J - PACKAGE
SG723J-JAN
-55°C to 125°C
N.C.
CURRENT LIMIT
CURRENT SENSE
INVERTING INPUT
NON-INVERTING INPUT
V
REF
V-
1
2
3
4
5
6
7
14
13
12
11
10
9
8
N.C.
FREQ. COMPENSATION
V
IN
V
C
V
OUT
V
Z
N.C.
10-PIN METAL CAN
T - PACKAGE
SG723T-JAN
SG723T
-55°C to 125°C
-55°C to 125°C
(Notes 3 & 4)
CURRENT SENSE
INVERTING INPUT
NON-INVERTING INPUT
CURRENT LIMIT
10
1
2
3
4
9
8
7
FREQ. COMPENSATION
V
IN
V
C
V
REF
5
6
V-
V
OUT
Note 1. Contact factory for JAN product availablity.
2. All packages are viewed from the top.
Lead finish is
Sn63/Pb37 for RoHS compliant version contact factory.
3. V
Z
output is not available in T, F-packages.
4. Pin 5 is connected to case.
4
Package Outline Dimensions
Controlling dimensions are in
inches,
metric equivalents are shown for general information.
MILLIMETERS
MIN
MAX
1.45
0.25
0.102
1.90
0.483
0.152
7.37
INCHES
MIN
MAX
0.057
0.010
0.004
0.075
0.019
0.006
0.290
DIM
A
b
c
D
D
b
6
7
8
9
10
5
4
3
2
1
-
-
e
E
E1
L
Q
C
L
S1
E
E1
e
L
Q
S1
6.04
6.40
-
6.91
1.27 BSC
6.35
9.40
0.51
1.02
0.20
0.38
0.238
0.252
-
0.272
0.050 BSC
0.250
0.370
0.020
0.040
0.008
0.015
A
Note:
1. Lead No. 1 is identified by tab on lead or dot on cover.
2. Leads are within 0.13 mm (.0005”) radius of the true position
(TP) at maximum material condition.
3. Dimension “e” determines a zone within which all body and
lead irregularities lie.
4. Dimensions are in mm, inches are for reference only.
Figure
11
·
F
10-Pin Ceramic Flat-pack Package Outline Dimensions
D
14
8
DIM
E
1
7
Q
eA
b2
Q A
L
H
e
b
c
A
b
b2
c
D
E
e
eA
H
L
α
Q
MILLIMETERS
MIN
MAX
-
5.08
0.38
0.51
1.04
1.65
0.20
0.38
19.30
19.94
5.59
7.11
2.54 BSC
7.37
7.87
0.63
1.78
3.18
5.08
-
15°
0.51
1.02
INCHES
MIN
MAX
-
0.200
0.015
0.020
0.045
0.065
0.008
0.015
0.760
0.785
0.220
0.280
0.100 BSC
0.290
0.310
0.025
0.070
0.125
0.200
-
15°
0.020
0.040
α
Note:
Dimensions do not include protrusions; these shall
not exceed 0.155 mm (.006”) on any side. Lead
dimension shall not include solder coverage.
Figure 12 · J
14-Pin Ceramic Dip Package Dimensions
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
