Datasheet> 器件分类 > 微控制器和处理器> CM80616003060AESLBTD

文档预览

CM80616003060AESLBTD: 产品描述Microprocessor, 64-Bit, 133MHz, CMOS, PBGA1156, 37.50 X 37.50 MM, FCLGA-1156; 产品类别微控制器和处理器; 文件大小548KB，共104页; 制造商Intel(英特尔); 官网地址http://www.intel.com/; 标准

下载文档详细参数全文预览

CM80616003060AESLBTD概述

Microprocessor, 64-Bit, 133MHz, CMOS, PBGA1156, 37.50 X 37.50 MM, FCLGA-1156

CM80616003060AESLBTD规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Intel(英特尔)
零件包装代码	LGA
包装说明	BGA,
针数	1156
Reach Compliance Code	compliant
ECCN代码	3A001.A.3
Is Samacsys	N
地址总线宽度
位大小	64
边界扫描	YES
最大时钟频率	133 MHz
外部数据总线宽度
格式	FLOATING POINT
集成缓存	YES
JESD-30 代码	S-PBGA-B1156
低功率模式	YES
端子数量	1156
最高工作温度	85 °C
最低工作温度	-40 °C
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装形状	SQUARE
封装形式	GRID ARRAY
认证状态	Not Qualified
速度	133 MHz
最大供电电压	1.15 V
最小供电电压	1.045 V
标称供电电压	1.1 V
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子形式	BUTT
端子位置	BOTTOM
uPs/uCs/外围集成电路类型	MICROPROCESSOR
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

Intel

Core™ i5-600, i3-500 Desktop

Processor Series and Intel

Pentium

Processor G6950

Datasheet – Volume 1

This is volume 1 of 2

January 2010

Document Number: 322909-002

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR

OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS

OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING

TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,

MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE

FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for

future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published

specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different

processor families. See http://www.intel.com/products/processor_number for details. Over time processor numbers will increment based on changes in

clock, speed, cache, FSB, or other features, and increments are not intended to represent proportional or quantitative increases in any particular

feature. Current roadmap processor number progression is not necessarily representative of future roadmaps. See www.intel.com/products/

processor_number for details.

Intel

Active Management Technology requires the computer system to have an Intel(R) AMT-enabled chipset, network hardware and software, as well

as connection with a power source and a corporate network connection. Setup requires configuration by the purchaser and may require scripting with

the management console or further integration into existing security frameworks to enable certain functionality. It may also require modifications of

implementation of new business processes. With regard to notebooks, Intel AMT may not be available or certain capabilities may be limited over a host

OS-based VPN or when connecting wirelessly, on battery power, sleeping, hibernating or powered off. For more information, see www.intel.com/

technology/platform-technology/intel-amt/

Intel® Trusted Execution Technology (Intel® TXT) requires a computer system with Intel® Virtualization Technology (Intel® Virtualization Technology

(Intel® VT-x) and Intel® Virtualization Technology for Directed I/O (Intel® VT-d)), a Intel TXT-enabled processor, chipset, BIOS, Authenticated Code

Modules and an Intel TXT-compatible measured launched environment (MLE). The MLE could consist of a virtual machine monitor, an OS or an

application. In addition, Intel TXT requires the system to contain a TPM v1.2, as defined by the Trusted Computing Group and specific software for some

uses. For more information, see http://www.intel.com/technology/security

Intel

Virtualization Technology requires a computer system with an enabled Intel

processor, BIOS, virtual machine monitor (VMM) and, for some uses,

certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software

configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your

application vendor.

Warning: Altering clock frequency and/or voltage may (i) reduce system stability and useful life of the system and processor; (ii) cause the processor

and other system components to fail; (iii) cause reductions in system performance; (iv) cause additional heat or other damage; and (v) affect system

data integrity. Intel has not tested, and does not warranty, the operation of the processor beyond its specifications.

* Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance

varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel Turbo

Boost Technology. For more information, see http://www.intel.com/technology/turboboost

Hyper-threading Technology requires a computer system with a processor supporting HT Technology and an HT Technology-enabled chipset, BIOS, and

operating system. Performance will vary depending on the specific hardware and software you use. For more information including details on which

processors support HT Technology, see http://www.intel.com/info/hyperthreading.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications

enabled for Intel

64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for

more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check

with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Enhanced Intel SpeedStep

Technology for specified units of this processor available Q2/06. See the Processor Spec Finder at http://

processorfinder.intel.com or contact your Intel representative for more information.

Intel,Intel Core, Core Inside, Intel Speedstep, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Datasheet, Volume 1

Contents

Introduction

.............................................................................................................. 9

1.1

Processor Feature Details ................................................................................... 11

1.1.1 Supported Technologies .......................................................................... 11

1.2

Interfaces ........................................................................................................ 11

1.2.1 System Memory Support ......................................................................... 11

1.2.2 PCI Express* ......................................................................................... 12

1.2.3 Direct Media Interface (DMI).................................................................... 13

1.2.4 Platform Environment Control Interface (PECI) ........................................... 14

1.2.5 Intel

HD Graphics................................................................................. 14

1.2.6 Intel

Flexible Display Interface (Intel

FDI) ............................................. 14

1.3

Power Management Support ............................................................................... 15

1.3.1 Processor Core....................................................................................... 15

1.3.2 System ................................................................................................. 15

1.3.3 Memory Controller.................................................................................. 15

1.3.4 PCI Express* ......................................................................................... 15

1.4

Thermal Management Support ............................................................................ 15

1.5

Package ........................................................................................................... 15

1.6

Terminology ..................................................................................................... 16

1.7

Related Documents ........................................................................................... 18

Interfaces................................................................................................................

2.1

System Memory Interface .................................................................................. 19

2.1.1 System Memory Technology Supported ..................................................... 19

2.1.2 System Memory Timing Support............................................................... 20

2.1.3 System Memory Organization Modes......................................................... 21

2.1.3.1 Single-Channel Mode................................................................. 21

2.1.3.2 Dual-Channel Mode — Intel

Flex Memory Technology Mode .......... 21

2.1.4 Rules for Populating Memory Slots ............................................................ 22

2.1.5 Technology Enhancements of Intel

Fast Memory Access (Intel

FMA).......... 23

2.1.5.1 Just-in-Time Command Scheduling.............................................. 23

2.1.5.2 Command Overlap .................................................................... 23

2.1.5.3 Out-of-Order Scheduling ............................................................ 23

2.1.6 System Memory Pre-Charge Power Down Support Details ............................ 23

2.2

PCI Express* Interface....................................................................................... 24

2.2.1 PCI Express* Architecture ....................................................................... 24

2.2.1.1 Transaction Layer ..................................................................... 25

2.2.1.2 Data Link Layer ........................................................................ 25

2.2.1.3 Physical Layer .......................................................................... 25

2.2.2 PCI Express* Configuration Mechanism ..................................................... 26

2.2.3 PCI Express Port .................................................................................... 26

2.3

Direct Media Interface (DMI)............................................................................... 27

2.3.1 DMI Error Flow....................................................................................... 27

2.3.2 Processor/PCH Compatibility Assumptions.................................................. 27

2.3.3 DMI Link Down ...................................................................................... 27

2.4

Integrated Graphics........................................................................................... 27

2.4.1 3D and Video Engines for Graphics Processing............................................ 28

2.4.1.1 3D Engine EUs.......................................................................... 28

2.4.1.2 3D Pipeline .............................................................................. 28

2.4.1.3 Video Engine ............................................................................ 29

2.4.1.4 2D Engine................................................................................ 29

2.4.2 Integrated Graphics Display..................................................................... 31

Datasheet, Volume 1

2.5

2.6

2.4.2.1 Display Planes ..........................................................................31

2.4.2.2 Display Pipes ............................................................................32

2.4.2.3 Display Ports ............................................................................32

2.4.3 Intel

Flexible Display Interface ...............................................................32

Platform Environment Control Interface (PECI) ......................................................33

Interface Clocking..............................................................................................33

2.6.1 Internal Clocking Requirements ................................................................33

Technologies............................................................................................................35

3.1

Intel

Virtualization Technology ..........................................................................35

3.1.1 Intel

VT-x Objectives ............................................................................35

3.1.2 Intel

VT-x Features ...............................................................................35

3.1.3 Intel

VT-d Objectives ............................................................................36

3.1.4 Intel

VT-d Features ...............................................................................36

3.1.5 Intel

VT-d Features Not Supported..........................................................37

3.2

Intel

Trusted Execution Technology (Intel

TXT) .................................................37

3.3

Intel

Hyper-Threading Technology .....................................................................38

3.4

Intel

Turbo Boost Technology ............................................................................38

3.5

New Instructions ...............................................................................................38

3.5.1 Advanced Encryption Standard New Instructions (AESNI).............................38

3.5.2 PCLMULQDQ Instruction ..........................................................................38

Power Management

.................................................................................................39

4.1

ACPI States Supported .......................................................................................39

4.1.1 System States........................................................................................39

4.1.2 Processor Core/Package Idle States...........................................................39

4.1.3 Integrated Memory Controller States .........................................................39

4.1.4 PCI Express* Link States .........................................................................40

4.1.5 Integrated Graphics States ......................................................................40

4.1.6 Interface State Combinations ...................................................................40

4.2

Processor Core Power Management ......................................................................41

4.2.1 Enhanced Intel

SpeedStep

Technology ..................................................41

4.2.2 Low-Power Idle States.............................................................................41

4.2.3 Requesting Low-Power Idle States ............................................................43

4.2.4 Core C-states .........................................................................................44

4.2.4.1 Core C0 State ...........................................................................44

4.2.4.2 Core C1/C1E State ....................................................................44

4.2.4.3 Core C3 State ...........................................................................44

4.2.4.4 Core C6 State ...........................................................................44

4.2.4.5 C-State Auto-Demotion ..............................................................45

4.2.5 Package C-States ...................................................................................45

4.2.5.1 Package C0 ..............................................................................46

4.2.5.2 Package C1/C1E........................................................................47

4.2.5.3 Package C3 State ......................................................................47

4.2.5.4 Package C6 State ......................................................................47

4.3

IMC Power Management .....................................................................................48

4.3.1 Disabling Unused System Memory Outputs.................................................48

4.3.2 DRAM Power Management and Initialization ...............................................48

4.3.2.1 Initialization Role of CKE ............................................................48

4.3.2.2 Conditional Self-Refresh .............................................................48

4.3.2.3 Dynamic Power Down Operation..................................................49

4.3.2.4 DRAM I/O Power Management ....................................................49

4.4

PCI Express* Power Management ........................................................................49

4.5

Integrated Graphics Power Management ...............................................................50

4.5.1 Graphics Render C-State .........................................................................50

Thermal Management

..............................................................................................51

Datasheet, Volume 1

Signal Description

................................................................................................... 53

6.1

System Memory Interface .................................................................................. 54

6.2

Memory Reference and Compensation .................................................................. 56

6.3

Reset and Miscellaneous Signals.......................................................................... 56

6.4

PCI Express* Based Interface Signals................................................................... 57

6.5

DMI — Processor to PCH Serial Interface .............................................................. 58

6.6

PLL Signals....................................................................................................... 58

6.7

Intel

Flexible Display Interface Signals ............................................................... 59

6.8

JTAG/ITP Signals............................................................................................... 59

6.9

Error and Thermal Protection .............................................................................. 60

6.10 Power Sequencing ............................................................................................. 61

6.11 Processor Core Power Signals ............................................................................. 61

6.12 Graphics and Memory Core Power Signals............................................................. 63

6.13 Ground and NCTF .............................................................................................. 63

6.14 Processor Internal Pull Up/Pull Down.................................................................... 64

Electrical Specifications

........................................................................................... 65

7.1

Power and Ground Lands.................................................................................... 65

7.2

Decoupling Guidelines ........................................................................................ 65

7.2.1 Voltage Rail Decoupling........................................................................... 65

7.3

Processor Clocking (BCLK[0], BCLK#[0]) .............................................................. 66

7.3.1 PLL Power Supply ................................................................................... 66

7.4

VCC Voltage Identification (VID).......................................................................... 66

7.5

Graphics Voltage Identification (GFX_VID) ............................................................ 67

7.6

Reserved or Unused Signals................................................................................ 71

7.7

Signal Groups ................................................................................................... 71

7.8

Test Access Port (TAP) Connection....................................................................... 74

7.9

Absolute Maximum and Minimum Ratings ............................................................. 74

7.10 DC Specifications .............................................................................................. 75

7.10.1 Voltage and Current Specifications............................................................ 75

7.11 Platform Environmental Control Interface (PECI) DC Specifications........................... 83

7.11.1 DC Characteristics .................................................................................. 83

7.11.2 Input Device Hysteresis .......................................................................... 84

Processor Land and Signal Information

................................................................... 85

8.1

Processor Land Assignments ............................................................................... 85

Datasheet, Volume 1

推荐资源

请问:STM32F103ZET的外部输入复位脉冲的最小宽度是多大?: 请问:STM32F103ZET的外部复位引脚PIN25:NRST,输入复位脉冲的最小宽度是多大?PS:找了很多ST的文档,都没找到这个参数,汗!ST写的文档查找起来不方便,TI的产品DATASHEET写的很详细,找起来也方 ......; blackbeer stm32/stm8

【GD32450I-EVAL】+ 04液晶屏层叠显示与透明度调整测试: 本帖最后由 DDZZ669 于 2020-9-20 15:44 编辑上篇 " 【GD32450I-EVAL】+ 03库函数基础使用方法-以按键中断为例" 介绍了GD32库开发的基础使用方法，本篇来研究一下液晶显示屏。 50203 ......; DDZZ669 GD32 MCU

2012年“TI杯”大学生电子设计竞赛基本仪器、主要元器件和TI公司提供的元器件清单: 单片机最小系统板（仅含单片机芯片、键盘与显示装置、存储器、A/D、D/A） Lauchpad (MSP430单片机开发板)为核心的最小系统 ( 请为Launchpad开发显示，和键盘模块) 坐标纸（500mm*350mm）小 ......; 1032415214 模拟电子

请教大家：如何开发 USB 固件？: 用的芯片不是常用的USB芯片。现在手上只有一个寄存器的说明书，但不知道如何开发它的固件代码，请大家帮助说一说吧，谢谢了。...; zxfen12 嵌入式系统

无论你的工资多少，都请记住这些: 引导语：生活形形色色，充满新鲜诱惑的东西数不胜数。但很多人就是因为自己没钱而将这些梦想扼杀在自己的脑海中。其实，只要你学会整理生活，就会发生一切都变得轻而易举。无论你的工资有多少， ......; lq2465222812 聊聊、笑笑、闹闹

单片机结合NRF24L01对舵机进行无线控制发送端程序: #include #include #include typedef unsigned char uchar; typedef unsigned char uint; sbit MISO=P1^5; sbit MOSI=P1^4; sbit SCK=P1^3; sbit CE=P ......; fish001 无线连接

为卡车及巴士提供非接触充电，沃尔沃等公司开发出整流天线

　　目前关于电动汽车（EV）无线供电的技术开发愈发活跃。瑞典沃尔沃2012年作为该集团的的亚洲研发基地，在东京成立了沃尔沃科技日本公司，并与丰桥技术科学大学分别发布了无线供电技术的最新研究成果。沃尔沃科技日本与日本电业工作公司的研究小组（上），以及丰桥技术科学大学的研究小组（下）　　目前阻碍EV普及的主要原因之一是配备的大容量锂离子充电电池价格太高。锂电池的成本在EV车辆价格中占...[详细]
制作51单片电容频率仪的方法及步骤

　　单片机又称单片微控制器，它不是完成某一个逻辑功能的芯片，而是把一个计算机系统集成到一个芯片上。概括的讲，一块芯片就成了一台计算机。　　单片机具有体积小、质量轻、价格便宜的特点。同时，学习使用单片机是了解计算机原理与结构的最佳选择。今天，小编就带大家来见识一下，牛人在业余条件下是怎样制作51单片电容频率仪的吧~ 　　　　51单片电容频率仪　　　　51单片电容频...[详细]
无人驾驶技术颠覆汽车使用模式

谷歌无人驾驶技术带来的不仅仅是一项吸引眼球的技术，更是对汽车使用模式的颠覆。看过反恐题材影视剧的人想必对美军的无人机印象深刻，无人机能在避免本方人员伤亡的情况下完成对敌轰炸或者侦查任务。如今，互联网巨头谷歌公司推出了无人驾驶汽车的技术，将无人技术带进消费领域。智能汽车上路谷歌从去年10月开始在公共道路上实验无人驾驶汽车，今年3月获得内华达州许可并于5月7日获得牌照上路。在此之前，谷歌...[详细]
汽车应用中的EMI兼容性测试

汽车应用对EMI事件尤其敏感，而在由中央电池、捆绑线束、各种感性负载、天线以及与汽车相关的外部干扰构成的嘈杂电气环境中，后者却是无法避免的。由于安全气囊配置、巡航控制、刹车和悬架等多种关键功能控制都涉及到电子设备，因此必须保证EMI兼容性，绝不容许因外部干扰而出现误报或误触发。早先，EMI兼容性测试是汽车应用中的最后一项测试。如果出现差错，设计人员就必须在仓促之间找出解决方案，而这往往涉及到...[详细]
智能小区太阳能路灯的设计

　　为了突出智能建筑“节能和环保”的理念，给智能小区设计了太阳能路灯。对照明灯具、太阳电池板的倾角和容量、蓄电池及超级电容器的容量进行了设计。采用新型光源LED，增强了照明效果，延长了灯具寿命。使用超级电容，提高了充电效率，增加了蓄电池的寿命，减少了蓄电池垃圾。结果表明，太阳能、LED 和超级电容是一个很好的优化组合。同时，超级电容器的使用，有利于这种绿色储能元件的发展和推广。　　在能源危机...[详细]
高能效LED道路照明驱动器设计

　　随着LED在性能及成本几乎各个方面的持续改进，LED照明正在用于越来越宽的应用领域，其中LED街灯就是业界关注的一个焦点。安森美半导体身为应用于高能效电子产品的首要高性能硅方案供应商，针对各类LED照明应用提供丰富的驱动器、稳压器/稳流器，及通信、光传感器、MOSFET、整流器、保护、滤波器及热管理产品等完整方案。本文将介绍一款用于LED街灯等应用的28 V、3.3 A的离线高功率因数LED...[详细]
Maxim推出四款全新的数字光传感器

中国，北京，2012年7月11日。Maxim Integrated Products (NASDAQ: MXIM)推出四款全新的数字光传感器，器件内置多个传感器，具有极高的模拟集成度。 MAX44004/05/06/08支持红/绿/蓝(RGB)光信号检测、环境光(ALS)检测、接近检测以及红外(IR)信号和温度信息的测量。紧凑的封装集成了多达7个传感器，这些传感器提供可靠且可重复的测量，MAX...[详细]
摆脱石油依赖日本研发轮胎充电技术

据英国《每日邮报》7月9日报道，最近日本科学家团队研发了一种创新科技，能够通过轮胎和路面给汽车充电，让汽车摆脱汽油和充电的各种局限。其大体的工作原理是将金属板和金属网作为电极埋进道路中，使电流在轮胎的传动钢带上流动，通过车轮传递到汽车发动机。当然这里所说的轮胎也是经过特殊生产程序制造出来的，其中填埋进了传动钢带作为补充材料。即使不与路面下埋藏的电极直接接触，高频率电流也能像...[详细]
基于Pspice的放大器环路的稳定性分析

　　虽然在较低频率下可以较轻松地检查一个简单放大器的稳定性，但评估一个较为复杂的电路是否稳定，难度可能会大得多。本文使用常见的Pspice宏模型结合一些简单的电路设计技巧来提高设计工程师的设计能力，以确保其设计的实用性与稳定性。　　导致放大器不稳定的原因　　在任何相关频率下，只要环路增益不转变为正反馈，则闭环系统稳定。环路增益是一个相量，因而具有幅度和相位特性。环路由理想的负反馈...[详细]
基于ATMEGA48单片机的仪表步进电机的细分控制原理及应用

　　仪表步进电机　　步进电机是将电脉冲信号转变为角位移或线位移的开环控制元件。在非超载的情况下，电机转速、停止的位置只取决于脉冲信号的频率和脉冲数，而不受负载变化的影响，即给电机某相线圈加一脉冲信号，电机则转过一个步距角。这一线性关系的存在，加上步进电机只有周期性的误差而无累积误差等特点，使得在速度、位置等控制领域用步进电机来控制变得非常简单。虽然步进电机已被广泛地应用，但步进电机并不...[详细]
利用CAN232B转换器组建CAN控制网络

一、引言由于RS232通讯距离短（根据EAT/TAI-232标准，仅为15米），而且，只能进行点到点通讯，不能直接组多点通讯网络。为了延长RS232的通讯距离，并将RS232节点组成通讯网络，目前广泛使用RS232/RS485信号转换器。但是，由于RS485通讯本身的局限性，在实际应用中存在许多不足：总线效率低、系统的实时性差、通讯的可靠性低、网络工程调试复杂、传输距离不理想...[详细]
CAN-bus应用方案

概述作为一种技术先进、可靠性高、功能完善、成本合理的远程网络通讯控制方式，CAN-bus已被广泛应用到各个自动化控制系统中。例如，在汽车电子、自动控制、智能大厦、电力系统、安防监控等各领域，CAN-bus都具有不可比拟的优越性。根据各个不同应用领域的设计特点，本文提出了几种CAN-bus应用系统的硬件方案。基本CAN-bus节点应用范围各...[详细]
中国超美国成为全球最大智能手机市场

来自投资公司Needham & Company的分析师Charlie Wolf周一发布了智能手机行业季度报告。报告显示，今年第二季度，中国智能手机的出货量同比增长了164%，总数达3310万台，超越同期美国售出的2500万台，成为全球最大的智能手机市场。　　在操作系统占有率方面，虽然中国最大的移动运营商中国移动还没有开始销售iPhone手机，但iPhone在中国智能手机市场的份额依然由去...[详细]
联发科受益低端智能机销售成倍增长

北京时间7月10日下午消息，台湾第一大芯片设计厂商联发科预计，今年第三季度其智能手机芯片出货量将出现两位数增长，同时该公司还有望从低端智能手机的需求增长中进一步获益。　　市场主导力量　　联发科设计的芯片控制着智能手机和其他电子设备的功能，是低端智能手机市场的主导力量。售价60美元至700美元的智能手机产品许多都采用联发科的芯片。　　联发科当前市值约为105亿美元左右，上个月收购了竞争对手...[详细]
应用于数字阵列的多通道波形产生系统设计

数字阵列雷达(Digital Array Radar，DAR)在接收和发射模式下均采用数字波束形成(Digital Beam Forming，DBF)，实现射频信号功率在空域灵活分配与接收，获得优良的收发波束特性，从而提升了雷达系统的多项性能，是雷达重要发展趋势之一。在数字阵列雷达中，直接数字频率合成(Direct Digital Synthesizer，DDS)是实现雷达波形产生与发射波...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多