
NAND Gate 4-Element 2-IN CMOS 14-Pin SOIC T/R
| 参数名称 | 属性值 |
| 欧盟限制某些有害物质的使用 | Compliant |
| ECCN (US) | EAR99 |
| Part Status | Active |
| HTS | 8542.39.00.01 |
| Logic Family | LVC |
| Logic Function | NAND |
| Number of Elements per Chip | 4 |
| Number of Element Inputs | 2-IN |
| Number of Output Enables per Element | 0 |
| Number of Selection Inputs per Element | 0 |
| Number of Element Outputs | 1 |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 4.9@2.7V|4.1@3.3V |
| Absolute Propagation Delay Time (ns) | 14 |
| Process Technology | CMOS |
| 输出类型 Output Type | Push-Pull |
| Maximum Low Level Output Current (mA) | 24 |
| Maximum High Level Output Current (mA) | -24 |
| Minimum Operating Supply Voltage (V) | 1.65 |
| Typical Operating Supply Voltage (V) | 1.8|2.5|3.3 |
| Maximum Operating Supply Voltage (V) | 3.6 |
| Maximum Quiescent Current (uA) | 1 |
| Propagation Delay Test Condition (pF) | 50 |
| Minimum Operating Temperature (°C) | -40 |
| Maximum Operating Temperature (°C) | 125 |
| Supplier Temperature Grade | Commercial |
| 系列 Packaging | Tape and Reel |
| Standard Package Name | SOP |
| Pin Count | 14 |
| Supplier Package | SOIC |
| Mounting | Surface Mount |
| Package Height | 1.5(Max) |
| Package Length | 8.75(Max) |
| Package Width | 4(Max) |
| PCB changed | 14 |
| Lead Shape | Gull-wing |
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved