P-Channel Enhancement Mode Field Effect Transistor
FEATURES
-40V, -28A, R
DS(ON)
= 26mΩ @V
GS
= -10V.
R
DS(ON)
= 36mΩ @V
GS
= -4.5V.
Super high dense cell design for extremely low R
DS(ON)
.
High power and current handing capability.
Lead free product is acquired.
TO-251 & TO-252 package.
CED4201/CEU4201
D
D
G
S
CEU SERIES
TO-252(D-PAK)
G
D
G
S
CED SERIES
TO-251(I-PAK)
S
ABSOLUTE MAXIMUM RATINGS
Parameter
Drain-Source Voltage
Gate-Source Voltage
Drain Current-Continuous
Drain Current-Pulsed
a
Tc = 25 C unless otherwise noted
Symbol
Limit
V
DS
V
GS
I
D
I
DM
P
D
T
J
,T
stg
-40
Units
V
V
A
A
W
W/ C
C
±
20
-28
-112
38
0.25
-55 to 175
Maximum Power Dissipation @ T
C
= 25 C
- Derate above 25 C
Operating and Store Temperature Range
Thermal Characteristics
Parameter
Thermal Resistance, Junction-to-Case
Thermal Resistance, Junction-to-Ambient
Symbol
R
θJC
R
θJA
Limit
4
50
Units
C/W
C/W
Details are subject to change without notice .
1
Rev 2. 2016.Jan
http://www.cetsemi.com
CED4201/CEU4201
Electrical Characteristics
Parameter
Off Characteristics
Drain-Source Breakdown Voltage
Zero Gate Voltage Drain Current
Gate Body Leakage Current, Forward
Gate Body Leakage Current, Reverse
On Characteristics
Static Drain-Source
On-Resistance
Dynamic Characteristics
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Switching Characteristics
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Drain-Source Diode Forward Current
b
Drain-Source Diode Forward Voltage
c
d
d
c
T
A
= 25 C unless otherwise noted
Symbol
BV
DSS
I
DSS
I
GSSF
I
GSSR
V
GS(th)
R
DS(on)
g
FS
b
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
Q
g
Q
gs
Q
gd
I
S
V
SD
V
GS
= 0V, I
S
= -28A
V
DS
= -20V, I
D
= -4.1A,
V
GS
= -4.5V
Test Condition
V
GS
= 0V, I
D
= -250µA
V
DS
= -40V, V
GS
= 0V
V
GS
= 20V, V
DS
= 0V
V
GS
= -20V, V
DS
= 0V
V
GS
= V
DS
, I
D
= -250µA
V
GS
= -10V, I
D
= -18A
V
GS
= -4.5V, I
D
= -8A
V
DS
= -5V, I
D
= -4.8A
V
DS
= -20V, V
GS
= 0V,
f = 1.0 MHz
-1
20
28
12
1760
220
150
16
6
61
15
18
5
7
-28
-1.3
32
12
122
30
23
Min
-40
-1
100
-100
-3
26
36
Typ
Max
Units
V
µA
nA
nA
V
mΩ
mΩ
S
pF
pF
pF
ns
ns
ns
ns
nC
nC
nC
A
V
Gate Threshold Voltage
Forward Transconductance
V
DD
= -15V, I
D
= -1A,
V
GS
= -10V, R
GEN
= 6Ω
Drain-Source Diode Characteristics and Maximun Ratings
Notes :
a.Repetitive Rating : Pulse width limited by maximum junction temperature.
b.Surface Mounted on FR4 Board, t < 10 sec.
c.Pulse Test : Pulse Width < 300µs, Duty Cycle < 2%.
d.Guaranteed by design, not subject to production testing.
2
CED4201/CEU4201
25
-V
GS
=10,8,6,4V
40
T
J
=125 C
-I
D
, Drain Current (A)
15
10
5
0
-I
D
, Drain Current (A)
20
32
24
16
25 C
8
0
-55 C
-V
GS
=3.0V
0
1
2
3
4
5
0
2
4
6
8
10
-V
DS
, Drain-to-Source Voltage (V)
Figure 1. Output Characteristics
2400
2000
1600
1200
800
400
0
Coss
Crss
Ciss
2.2
1.9
1.6
1.3
1.0
0.7
0.4
-100
-V
GS
, Gate-to-Source Voltage (V)
Figure 2. Transfer Characteristics
I
D
=-18A
V
GS
=-10V
R
DS(ON),
Normalized
R
DS(ON)
, On-Resistance(Ohms)
C, Capacitance (pF)
0
5
10
15
20
25
-50
0
50
100
150
200
-V
DS
, Drain-to-Source Voltage (V)
Figure 3. Capacitance
1.3
1.2
1.1
1.0
0.9
0.8
0.7
0.6
-50
V
DS
=V
GS
T
J
, Junction Temperature( C)
Figure 4. On-Resistance Variation
with Temperature
-I
S
, Source-drain current (A)
V
GS
=0V
10
2
V
TH
, Normalized
Gate-Source Threshold Voltage
I
D
=-250µA
10
1
-25
0
25
50
75
100
125
150
10
0
0.4
0.6
0.8
1.0
1.2
1.4
T
J
, Junction Temperature( C)
Figure 5. Gate Threshold Variation
with Temperature
-V
SD
, Body Diode Forward Voltage (V)
Figure 6. Body Diode Forward Voltage
Variation with Source Current
3
CED4201/CEU4201
-V
GS
, Gate to Source Voltage (V)
10
8
6
4
2
0
V
DS
=-20V
I
D
=-4.1A
10
2
R
DS(ON)
Limit
1ms
10ms
100ms
DC
-I
D
, Drain Current (A)
10
1
10
0
10
-1
0
4
8
12
16
20
10
-2
T
C
=25 C
T
J
=175 C
Single Pulse
10
-2
10
-1
10
0
10
1
10
2
Qg, Total Gate Charge (nC)
Figure 7. Gate Charge
V
DD
t
on
V
IN
V
GS
R
GEN
G
R
L
D
V
OUT
t
d(on)
V
OUT
-V
DS
, Drain-Source Voltage (V)
Figure 8. Maximum Safe
Operating Area
t
off
t
r
90%
t
d(off)
90%
10%
t
f
10%
INVERTED
90%
S
V
IN
50%
10%
50%
PULSE WIDTH
Figure 9. Switching Test Circuit
Figure 10. Switching Waveforms
r(t),Normalized Effective
Transient Thermal Impedance
10
0
D=0.5
0.2
10
-1
0.1
0.05
0.02
0.01
Single Pulse
P
DM
t
1
t
2
10
-2
1. R
θJC
(t)=r (t) * R
θJC
2. R
θJC
=See Datasheet
3. T
JM-
T
C
= P* R
θJC
(t)
4. Duty Cycle, D=t1/t2
10
-2
10
-1
10
0
10
1
10
2
10
3
10
4
Square Wave Pulse Duration (msec)
Figure 11. Normalized Thermal Transient Impedance Curve
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
