CES2316
N-Channel Enhancement Mode Field Effect Transistor
FEATURES
30V, 4.8A, R
DS(ON)
= 34mΩ @V
GS
= 10V.
R
DS(ON)
= 50mΩ @V
GS
= 4.5V.
High dense cell design for extremely low R
DS(ON)
.
Lead free product is acquired.
Rugged and reliable.
SOT-23 package.
D
G
D
G
SOT-23
S
S
ABSOLUTE MAXIMUM RATINGS
Parameter
Drain-Source Voltage
Gate-Source Voltage
Drain Current-Continuous
Drain Current-Pulsed
a
T
A
= 25 C unless otherwise noted
Symbol
V
DS
V
GS
I
D
I
DM
P
D
T
J
,T
stg
Limit
30
Units
V
V
A
A
W
C
±
20
4.8
20
1.25
-55 to 150
Maximum Power Dissipation
Operating and Store Temperature Range
Thermal Characteristics
Parameter
Thermal Resistance, Junction-to-Ambient
b
Symbol
R
θJA
Limit
100
Units
C/W
Rev 1.
2005.December
1
http://www.cetsemi.com
CES2316
Electrical Characteristics
Parameter
Off Characteristics
Drain-Source Breakdown Voltage
Zero Gate Voltage Drain Current
Gate Body Leakage Current, Forward
Gate Body Leakage Current, Reverse
On Characteristics
Gate Threshold Voltage
Static Drain-Source
On-Resistance
Dynamic Characteristics
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Switching Characteristics
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Drain-Source Diode Forward Current
b
Drain-Source Diode Forward Voltage
c
d
d
T
A
= 25 C unless otherwise noted
Symbol
BV
DSS
I
DSS
I
GSSF
I
GSSR
V
GS(th)
R
DS(on)
Test Condition
V
GS
= 0V, I
D
= 250µA
V
DS
= 30V, V
GS
= 0V
V
GS
= 20V, V
DS
= 0V
V
GS
= 20V, V
DS
= 0V
V
GS
= V
DS
, I
D
= 250µA
V
GS
= 10V, I
D
= 6A
V
GS
= 4.5V, I
D
= 4.9A
V
DS
= 15V, I
D
= 6A
V
DS
= 15V, V
GS
= 0V,
f = 1.0 MHz
1.0
27
36
8
610
145
95
9
V
DD
= 15V, I
D
= 5.5A,
V
GS
= 10V, R
GEN
= 3Ω
3
24
4
V
DS
= 15V, I
D
= 6A,
V
GS
= 10V
12.3
1.5
2.5
1.7
V
GS
= 0V, I
S
= 1.7A
1.2
20
8
50
10
16
Min
30
1
100
-100
3.0
34
50
Typ
Max
Units
V
µA
nA
nA
V
mΩ
mΩ
S
pF
pF
pF
ns
ns
ns
ns
nC
nC
nC
A
V
Forward Transconductance
g
FS
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
Q
g
Q
gs
Q
gd
I
S
V
SD
8
Drain-Source Diode Characteristics and Maximun Ratings
Notes :
a.Repetitive Rating : Pulse width limited by maximum junction temperature.
b.Surface Mounted on FR4 Board, t < 5 sec.
c.Pulse Test : Pulse Width < 300µs, Duty Cycle < 2%.
d.Guaranteed by design, not subject to production testing.
2
CES2316
40
V
GS
=10,9,8,7,6V
40
V
GS
=5V
25 C
I
D
, Drain Current (A)
30
I
D
, Drain Current (A)
30
20
V
GS
=4V
10
20
10
T
J
=125 C
0
-55 C
V
GS
=3V
0
0
1
2
3
4
5
0
1
2
3
4
5
6
V
DS
, Drain-to-Source Voltage (V)
Figure 1. Output Characteristics
900
750
Ciss
600
450
300
150
0
0
3
6
Coss
Crss
9
12
15
2.2
1.9
1.6
1.3
1.0
0.7
0.4
-100
V
GS
, Gate-to-Source Voltage (V)
Figure 2. Transfer Characteristics
R
DS(ON),
Normalized
R
DS(ON)
, On-Resistance(Ohms)
I
D
=6A
V
GS
=10V
C, Capacitance (pF)
-50
0
50
100
150
200
V
DS
, Drain-to-Source Voltage (V)
Figure 3. Capacitance
1.3
1.2
1.1
1.0
0.9
0.8
0.7
0.6
-50
T
J
, Junction Temperature( C)
Figure 4. On-Resistance Variation
with Temperature
V
GS
=0V
1
V
TH
, Normalized
Gate-Source Threshold Voltage
V
DS
=V
GS
I
D
=250µA
I
S
, Source-drain current (A)
25
50
75
100
125
150
10
10
0
10
-25
0
-1
0.4
0.6
0.8
1.0
1.2
1.4
T
J
, Junction Temperature( C)
Figure 5. Gate Threshold Variation
with Temperature
V
SD
, Body Diode Forward Voltage (V)
Figure 6. Body Diode Forward Voltage
Variation with Source Current
3
CES2316
V
GS
, Gate to Source Voltage (V)
10 V =15V
DS
I
D
=6A
10
2
I
D
, Drain Current (A)
8
10
1
R
DS(ON)
Limit
6
10
0
1ms
10ms
100ms
1s
DC
4
2
10
-1
0
0
3
6
9
12
15
10
-2
T
A
=25 C
T
J
=150 C
Single Pulse
10
-2
10
-1
10
0
10
1
10
2
Qg, Total Gate Charge (nC)
Figure 7. Gate Charge
V
DS
, Drain-Source Voltage (V)
Figure 8. Maximum Safe
Operating Area
8
V
DD
t
on
V
IN
D
V
GS
R
GEN
G
90%
t
off
t
r
90%
R
L
V
OUT
t
d(on)
V
OUT
t
d(off)
90%
10%
t
f
10%
INVERTED
S
V
IN
50%
10%
50%
PULSE WIDTH
Figure 9. Switching Test Circuit
Figure 10. Switching Waveforms
10
0
r(t),Normalized Effective
Transient Thermal Impedance
D=0.5
0.2
10
-1
0.1
0.05
0.02
0.01
P
DM
t
1
t
2
1. R
θJA
(t)=r (t) * R
θJA
2. R
θJA
=See Datasheet
3. T
JM-
T
A
= P* R
θJA
(t)
4. Duty Cycle, D=t1/t2
10
-2
Single Pulse
-3
10
10
-4
10
-3
10
-2
10
-1
10
0
10
1
10
2
Square Wave Pulse Duration (sec)
Figure 11. Normalized Thermal Transient Impedance Curve
4
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
