NL17SZ00
Single 2-Input NAND Gate
The NL17SZ00 is a single 2−input NAND Gate in three tiny
footprint packages. The device performs much as LCX multi−gate
products in speed and drive.
Features
•
•
•
•
•
•
•
•
Tiny SOT−353, SOT−553 and SOT−953 Packages
2.7 ns T
PD
at 5 V (typ)
Source/Sink 24 mA at 3.0 V
Over−Voltage Tolerant Inputs
Pin For Pin with NC7SZ00P5X, TC7SZ00FU and TC7SZ00AFE
Chip Complexity: FETs = 20
Designed for 1.65 V to 5.5 V V
CC
Operation
NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
•
These Devices are Pb−Free and are RoHS Compliant
www.onsemi.com
MARKING
DIAGRAMS
5
1
SOT−353/SC70−5/SC−88A
DF SUFFIX
CASE 419A
L1 MG
G
1
5
L1 = Specific Device Marking
M = Date Code*
G
= Pb−Free Package
(Note: Microdot may be in either location)
*Date Code orientation and/or position may
vary depending upon manufacturing location.
5
IN A
1
5
V
CC
IN B
1
6
V
CC
5
1
SOT−553
XV5 SUFFIX
CASE 463B
1
L1 M
IN B
2
IN A
2
5
NC
L1
M
= Specific Device Marking
= Date Code
UDFN6
1.45 x 1.0
CASE 517AQ
GND
SOT−353/SC70−5/
SC−88A/SOT−553
3
4
OUT Y
1
UDFN
UDFN6
1.0 x 1.0
CASE 517BX
X
M
1
IN A
1
5
V
CC
= Specific Device Marking
= Date Code
SOT−953
CASE 527AE
TM
1
GND
2
IN B
3
4
OUT Y
T
M
= Specific Device Code
= Month Code
SOT−953
Figure 1. Pinouts
(Top View)
ORDERING INFORMATION
IN A
IN B
&
OUT Y
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
Figure 2. Logic Symbol
This document contains information on some products that are still under development.
ON Semiconductor reserves the right to change or discontinue these products without
notice.
©
Semiconductor Components Industries, LLC, 2016
1
April, 2016 − Rev. 13
Publication Order Number:
NL17SZ00/D
F
GND
3
4
OUT Y
M
XM
NL17SZ00
PIN ASSIGNMENT
(SOT−353/
SC70−5/SC−88A/SOT−553/ UDFN)
Pin
1
2
3
4
5
Function
IN A
IN B
GND
OUT Y
V
CC
PIN ASSIGNMENT (SOT−953)
Pin
1
2
3
4
5
Function
IN A
GND
IN B
OUT Y
V
CC
FUNCTION TABLE
Output
Input
A
L
L
H
H
B
L
H
L
H
Y = AB
Y
H
H
H
L
MAXIMUM RATINGS
Symbol
V
CC
V
IN
V
OUT
V
OUT
I
IK
I
OK
I
OK
I
OUT
I
CC
T
STG
T
L
T
J
q
JA
P
D
MSL
F
R
ESD
DC Supply Voltage
DC Input Voltage
DC Output Voltage
(SOT−353/SC70−5/SC−88A/SOT−553/UDFN Packages)
DC Output Voltage
(SOT−953 Package)
DC Input Diode Current
DC Output Diode Current
(SOT−953 Package)
DC Output Diode Current
(SOT−353/SC70−5/SC−88A/SOT−553 Packages)
DC Output Current
DC Supply Current per Supply Pin
Storage Temperature Range
Lead Temperature, 1 mm from Case for 10 Seconds
Junction Temperature Under Bias
Thermal Resistance
Power Dissipation in Still Air at 85°C
Moisture Sensitivity
Flammability Rating
ESD Classification
Oxygen Index: 28 to 34
Human Body Model (Note 2)
Machine Model (Note 3)
Charged Device Model (Note 4)
SOT−353 (Note 1)
SOT−553
SOT−353
SOT−553
V
OUT
< GND, V
OUT
> V
CC
V
OUT
< GND
Power−Down Mode
−0.5 to V
CC
+ 0.5
−50
±50
−50
±50
±100
−65 to + 150
260
+150
350
496
186
135
Level 1
UL 94 V−0 @ 0.125 in
2000
200
N/A
±100
mA
V
mA
mA
mA
mA
mA
°C
°C
°C
°C/W
mW
Parameter
Value
−0.5 to + 7.0
−0.5 to + 7.0
−0.5 to + 7.0
Unit
V
V
V
I
LATCHUP
Latchup Performance Above V
CC
and Below GND at 125°C (Note 5)
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. Measured with minimum pad spacing on an FR4 board, using 10 mm−by−1 inch, 2−ounce copper trace with no air flow.
2. Tested to EIA/JESD22−A114−A, rated to EIA/JESD22−A114−B.
3. Tested to EIA/JESD22−A115−A, rated to EIA/JESD22−A115−A.
4. Tested to JESD22−C101−A.
5. Tested to EIA/JESD78.
www.onsemi.com
2
NL17SZ00
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
IN
V
OUT
V
OUT
T
A
t
r
, t
f
DC Supply Voltage
DC Input Voltage
DC Output Voltage
(SOT−353/SC70−5/SC−88A/SOT−553/UDFN Packages)
DC Output Voltage (SOT−953 Package)
Operating Temperature Range
Input Rise and Fall Time
V
CC
= 3.0 V
±
0.3 V
V
CC
= 5.0 V
±
0.5 V
Parameter
Min
1.65
0
0
0
−55
0
0
Max
5.5
5.5
5.5
V
CC
+125
100
20
Unit
V
V
V
V
°C
ns/V
DC ELECTRICAL CHARACTERISTICS
V
CC
Symbol
V
IH
V
IL
V
OH
Parameter
High−Level Input Voltage
Low−Level Input Voltage
High−Level Output Voltage
V
IN
= V
IL
or V
IH
I
OH
= −100
mA
I
OH
= −3 mA
I
OH
= −8 mA
I
OH
= −12 mA
I
OH
= −16 mA
I
OH
= −24 mA
I
OH
= −32 mA
I
OL
= 100
mA
I
OL
= 3 mA
I
OL
= 8 mA
I
OL
= 12 mA
I
OL
= 16 mA
I
OL
= 24 mA
I
OL
= 32 mA
V
IN
= 5.5 V or GND
V
IN
= 5.5 V or
V
OUT
= 5.5 V
V
IN
= 5.5 V or GND
Condition
(V)
1.65 to 1.95
2.3 to 5.5
1.65 to 1.95
2.3 to 5.5
1.65 to 5.5
1.65
2.3
2.7
3.0
3.0
4.5
1.65 to 5.5
1.65
2.3
2.7
3.0
3.0
4.5
0 to 5.5
0
5.5
V
CC
− 0.1
1.29
1.9
2.2
2.4
2.3
3.8
V
CC
1.4
2.1
2.4
2.7
2.5
4.0
0.08
0.20
0.22
0.28
0.38
0.42
0.1
0.24
0.3
0.4
0.4
0.55
0.55
±0.1
1
1
Min
0.75 V
CC
0.7 V
CC
0.25 V
CC
0.3 V
CC
V
CC
− 0.1
1.29
1.9
2.2
2.4
2.3
3.8
0.1
0.24
0.3
0.4
0.4
0.55
0.55
±1.0
10
10
T
A
= 255C
Typ
Max
−555C
v
T
A
v
1255C
Min
0.75 V
CC
0.7 V
CC
0.25 V
CC
0.3 V
CC
Max
Unit
V
V
V
V
OL
Low−Level Output Voltage
V
IN
= V
IH
or V
OH
V
I
IN
I
OFF
I
CC
Input Leakage Current
Power Off Leakage
Current
Quiescent Supply Current
mA
mA
mA
AC ELECTRICAL CHARACTERISTICS
t
R
= t
F
= 3.0 ns
V
CC
Symbol
t
PLH
t
PHL
Parameter
Propagation Delay
(Figure 3 and 4)
Condition
R
L
= 1 MW, C
L
= 15 pF
R
L
= 1 MW, C
L
= 15 pF
R
L
= 1 MW, C
L
= 15 pF
R
L
= 1 MW, C
L
= 15 pF
R
L
= 500
W,
C
L
= 50 pF
R
L
= 1 MW, C
L
= 15 pF
R
L
= 500
W,
C
L
= 50 pF
5.0
±
0.5
(V)
1.65
1.8
2.5 to 0.2
3.3
±
0.3
Min
2.0
2.0
0.8
0.5
1.5
0.5
0.8
T
A
= 255C
Typ
5.4
4.5
3.0
2.4
2.4
2.0
2.4
Max
11.4
9.5
6.5
4.5
5.0
3.9
4.3
−555C
v
T
A
v
1255C
Min
2.0
2.0
0.8
0.5
1.5
0.5
0.8
Max
12
10.0
7.0
4.7
5.2
4.1
4.5
Unit
ns
www.onsemi.com
3
NL17SZ00
CAPACITIVE CHARACTERISTICS
Symbol
C
IN
C
PD
Input Capacitance
Power Dissipation Capacitance
(Note 6)
Parameter
Condition
V
CC
= 5.5 V, V
I
= 0 V or V
CC
10 MHz, V
CC
= 3.3 V, V
I
= 0 V or V
CC
10 MHz, V
CC
= 5.5 V, V
I
= 0 V or V
CC
Typical
u4
25
30
Unit
pF
pF
6. C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: I
CC(OPR
)
= C
PD
V
CC
f
in
+ I
CC
. C
PD
is used to determine the no−load dynamic
power consumption; P
D
= C
PD
V
CC2
f
in
+ I
CC
V
CC
.
t
f
= 3 ns
90%
90%
50%
t
f
= 3 ns
V
CC
V
CC
INPUT
A and B
50%
10%
10%
GND
INPUT
R
L
C
L
OUTPUT
t
PHL
t
PLH
V
OH
OUTPUT Y
50%
50%
V
OL
A 1−MHz square input wave is recommended for
propagation delay tests.
Figure 3. Switching Waveform
Figure 4. Test Circuit
DEVICE ORDERING INFORMATION
Device Order Number
NL17SZ00DFT2G
NLV17SZ00DFT2G*
NL17SZ00XV5T2G
NL17SZ00AMUTCG
(In Development)
NL17SZ00CMUTCG
(In Development)
NL17SZ00P5T5G
Package Type
SOT−353
(Pb−Free)
SOT−353
(Pb−Free)
SOT−553
(Pb−Free)
UDFN6, 1.45 x 1.0
(Pb−Free)
UDFN6, 1.0 x 1.0
(Pb−Free)
SOT−953
(Pb−Free)
SHipping
†
3000 / Tape & Reel
3000 / Tape & Reel
4000 / Tape & Reel
3000 / Tape & Reel
3000 / Tape & Reel
8000 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP
Capable.
www.onsemi.com
4
NL17SZ00
PACKAGE DIMENSIONS
SC−88A (SC−70−5/SOT−353)
CASE 419A−02
ISSUE L
A
G
NOTES:
1. DIMENSIONING AND TOLERANCING
PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 419A−01 OBSOLETE. NEW STANDARD
419A−02.
4. DIMENSIONS A AND B DO NOT INCLUDE
MOLD FLASH, PROTRUSIONS, OR GATE
BURRS.
5
4
S
1
2
3
−B−
DIM
A
B
C
D
G
H
J
K
N
S
D
5 PL
0.2 (0.008)
M
B
M
N
J
C
INCHES
MIN
MAX
0.071
0.087
0.045
0.053
0.031
0.043
0.004
0.012
0.026 BSC
---
0.004
0.004
0.010
0.004
0.012
0.008 REF
0.079
0.087
MILLIMETERS
MIN
MAX
1.80
2.20
1.15
1.35
0.80
1.10
0.10
0.30
0.65 BSC
---
0.10
0.10
0.25
0.10
0.30
0.20 REF
2.00
2.20
H
K
SOLDER FOOTPRINT*
0.50
0.0197
0.65
0.025
0.65
0.025
0.40
0.0157
1.9
0.0748
SCALE 20:1
mm
inches
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
www.onsemi.com
5
能源基础设施
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
