Flip Flop D-Type Pos-Edge 1-Element 8-Pin US T/R
| 参数名称 | 属性值 |
| 欧盟限制某些有害物质的使用 | Compliant |
| ECCN (US) | EAR99 |
| Part Status | Active |
| HTS | 8542.39.00.01 |
| Logic Family | LCX |
| Logic Function | D-Type |
| Number of Channels per Chip | 1 |
| Number of Elements per Chip | 1 |
| Number of Element Inputs | 1 |
| Number of Element Outputs | 1 |
| Bus Hold | No |
| Set/Reset | Set/Reset |
| Polarity | Inverting/Non-Inverting |
| Triggering Type | Positive-Edge |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 7@3.3V|5@5V |
| Absolute Propagation Delay Time (ns) | 14.5 |
| Process Technology | CMOS |
| Input Signal Type | Single-Ended |
| Maximum Low Level Output Current (mA) | 32 |
| Maximum High Level Output Current (mA) | -32 |
| Minimum Operating Supply Voltage (V) | 1.65 |
| Typical Operating Supply Voltage (V) | 1.8|2.5|3.3|5 |
| Maximum Operating Supply Voltage (V) | 5.5 |
| Maximum Quiescent Current (mA) | 0.001 |
| Propagation Delay Test Condition (pF) | 50 |
| Minimum Operating Temperature (°C) | -55 |
| Maximum Operating Temperature (°C) | 125 |
| 系列 Packaging | Tape and Reel |
| Standard Package Name | US |
| Pin Count | 8 |
| Supplier Package | US |
| Mounting | Surface Mount |
| Package Height | 0.8(Max) |
| Package Length | 2.1(Max) |
| Package Width | 2.4(Max) |
| PCB changed | 8 |
| Lead Shape | Gull-wing |
| NL17SZ74USG | NLV17SZ74USG | |
|---|---|---|
| 描述 | Flip Flop D-Type Pos-Edge 1-Element 8-Pin US T/R | Flip Flop D-Type Pos-Edge 1-Element Automotive 8-Pin US T/R |
| 欧盟限制某些有害物质的使用 | Compliant | Compliant |
| ECCN (US) | EAR99 | EAR99 |
| Part Status | Active | Active |
| HTS | 8542.39.00.01 | 8542.39.00.01 |
| Logic Family | LCX | LCX |
| Logic Function | D-Type | D-Type |
| Number of Channels per Chip | 1 | 1 |
| Number of Elements per Chip | 1 | 1 |
| Number of Element Inputs | 1 | 1 |
| Number of Element Outputs | 1 | 1 |
| Bus Hold | No | No |
| Set/Reset | Set/Reset | Set/Reset |
| Polarity | Inverting/Non-Inverting | Inverting/Non-Inverting |
| Triggering Type | Positive-Edge | Positive-Edge |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 7@3.3V|5@5V | 7@3.3V|5@5V |
| Absolute Propagation Delay Time (ns) | 14.5 | 14.5 |
| Process Technology | CMOS | CMOS |
| Input Signal Type | Single-Ended | Single-Ended |
| Maximum Low Level Output Current (mA) | 32 | 32 |
| Maximum High Level Output Current (mA) | -32 | -32 |
| Minimum Operating Supply Voltage (V) | 1.65 | 1.65 |
| Typical Operating Supply Voltage (V) | 1.8|2.5|3.3|5 | 1.8|2.5|3.3|5 |
| Maximum Operating Supply Voltage (V) | 5.5 | 5.5 |
| Maximum Quiescent Current (mA) | 0.001 | 0.001 |
| Propagation Delay Test Condition (pF) | 50 | 50 |
| Minimum Operating Temperature (°C) | -55 | -55 |
| Maximum Operating Temperature (°C) | 125 | 125 |
| 系列 Packaging |
Tape and Reel | Tape and Reel |
| Standard Package Name | US | US |
| Pin Count | 8 | 8 |
| Supplier Package | US | US |
| Mounting | Surface Mount | Surface Mount |
| Package Height | 0.8(Max) | 0.8(Max) |
| Package Length | 2.1(Max) | 2.1(Max) |
| Package Width | 2.4(Max) | 2.4(Max) |
| PCB changed | 8 | 8 |
| Lead Shape | Gull-wing | Gull-wing |
FPGA/CPLD
模拟与混合信号
分立器件
模拟电子
微控制器 MCU
PCB设计
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
