DB2000QL compliant 20-output clock buffer for PCIe Gen 1 to Gen 5 80-TLGA -40 to 85
| 参数名称 | 属性值 |
| VCC out(V) | 3.3 |
| Function | Differential |
| Output type | LP-HCSL |
| Rating | Catalog |
| Number of outputs | 20 |
| Input type | LP-HCSL |
| Additive RMS jitter(Typ)(fs) | 80 |
| Operating temperature range(C) | -40 to 85 |
| Package Group | TLGA|80 |
| Approx. price(US$) | 3.00 | 1ku |
| VCC core(V) | 3.3 |
| Output frequency(Max)(MHz) | 250 |
| CDCDB2000NPPR | CDCDB2000 | CDCDB2000NPPT | |
|---|---|---|---|
| 描述 | DB2000QL compliant 20-output clock buffer for PCIe Gen 1 to Gen 5 80-TLGA -40 to 85 | DB2000QL compliant 20-output clock buffer for PCIe Gen 1 to Gen 5 80-TLGA -40 to 85 | DB2000QL compliant 20-output clock buffer for PCIe Gen 1 to Gen 5 80-TLGA -40 to 85 |
| VCC out(V) | 3.3 | 3.3 | - |
| Function | Differential | Differential | - |
| Output type | LP-HCSL | LP-HCSL | - |
| Rating | Catalog | Catalog | - |
| Number of outputs | 20 | 20 | - |
| Input type | LP-HCSL | LP-HCSL | - |
| Additive RMS jitter(Typ)(fs) | 80 | 80 | - |
| Operating temperature range(C) | -40 to 85 | -40 to 85 | - |
| Package Group | TLGA|80 | TLGA|80 | - |
| Approx. price(US$) | 3.00 | 1ku | 3.00 | 1ku | - |
| VCC core(V) | 3.3 | 3.3 | - |
| Output frequency(Max)(MHz) | 250 | 250 | - |
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
