电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

VI-QU02-ESX

产品描述开关电源 VI-QU02-ESX
产品类别电源/电源管理    开关电源   
文件大小755KB,共7页
制造商VICOR
官网地址http://www.vicorpower.com/
下载文档 详细参数 全文预览

VI-QU02-ESX在线购买

供应商 器件名称 价格 最低购买 库存  
VI-QU02-ESX - - 点击查看 点击购买

VI-QU02-ESX概述

开关电源 VI-QU02-ESX

VI-QU02-ESX规格参数

参数名称属性值
厂商名称VICOR
产品种类开关电源
系列FlatPAC

文档预览

下载PDF文档
FlatPAC™
50 to 600 Watts Autoranging, AC-DC Switchers
Features
RoHS compliant (VE versions)
Microcontroller architecture
Inputs: 115/230 Vac autoranging
Meets FCC Part 15, EN55022,
Class B conducted emissions
80 – 90% efficiency
Any output: 1 to 95V
DC
Module enable/disable
(except LU series)
UL, TÜV, CE marked
Remote sense and current limit
BUS OK and AC OK
(except LU series)
40ms ride-through time
OVP and thermal shutdown
1 output; up to 200W
1 or 2 outputs; up to 400W
Configuration Chart
Typical Model: VI-RU
0 1 1
-
E U U U
-
Input
115/230 Vac
A
Output
F F A
1:
5 V
DC
at 200W
2:
12 V
DC
at 200W
3:
12 V
DC
at 200W
Input Characteristics
90–132/180–264 Vac
U
= Autoranging
Configuration
Single Output
Substitute VE– for VI– for RoHS compliant versions
Total
# of
Power
Converters
Dimensions
VI-LU
VI-MU
VI-NU
F
F
F
F
F
F
-
-
-
A
A
A
A
F
A
A
50 – 200W
200 – 400W
F
A
A
1
2
3
300 – 600W
9.25” x 2.5” x 1.37”
(234,8 x 124,5 x 34,8mm)
9.25” x 4.9” x 1.37”
(234,8 x 124,5 x 34,8mm)
9.25” x 7.3” x 1.37”
(234,8 x 185,4 x 34,8mm)
9.25” x 4.9” x 1.37”
(234,8 x 124,5 x 34,8mm)
9.25” x 7.3” x 1.37”
(234,8 x 185,4 x 34,8mm)
9.25” x 7.3” 1.37”
(234,8 x 185,4 x 34,8mm)
Dual Output
VI-PU
VI-QU
-
-
100 – 400W
150 – 600W
F
A
2
3
1, 2, or 3 outputs; up to 600W
Product Highlights
If y
ou’re looking for the convenience
of a complete, low profile, agency-approved
switching power supply, look no further. The
FlatPAC combines Vicor’s workhorse VI-200
family of DC-DC converters with a modular
package and front-end subassembly to provide
from 50 to 600W of output power from one to
three outputs.
A flat plate heat sink for use in conduction
cooled applications may be specified as an
alternate to the standard finned version by
adding “CC” to the end of the
model number.
F A
F FA FA A
F A
F
Triple Output
VI-RU
F A
A
F FA A
-
150 – 600W
A
3
Output Voltage
A F A A
F F FA F A F
Z
= 2V
W
= 5.5V
V
= 5.8V
T
= 6.5V
R
= 7.5V
M
= 10V
1
= 12V
P
= 13.8V
2
= 15V
N
= 18.5V
3
= 24V
L
= 28V
J
= 36V
K
= 40V
4
= 48V
H
= 52V
F
= 72V
D
= 85V
B
= 95V
A
F
0
= 5V
Y
= 3.3V
X
= 5.2V
Product Grade Temps. °C
Grade
Operating
Storage
E
=
0 to +85
–20 to +100
F
0 to +85
–20 to +100
I
=
–30 to +85
–55 to +100
Temperatures apply to product case.
Output Power/Current
V
OUT
≥5V
V
OUT
< 5V
Y
X
W
V
U
=
=
=
=
=
10A
15A
20A
30A
40A
Y
X
W
V
U
=
=
=
=
=
50W
75W
100W
150W
200W
Vicor’s FlatPAC is also available with a current
controlled output using BatMod converter
modules of 12, 24, or 48V
DC
outputs. This option
is specified by appending “BM” or “BC” (for
conduction cooled versions) to the end of the
FlatPAC model number.
Mixing VI-200 and BatMods in a single
FlatPAC is not permissible.
F
A
C
=
A
Output Power/Current
F
V
A
OUT
≥5V
V
OUT
< 5V
W
= 20A
V
= 30A
U
= 40A
S
= 60A
Q
= 80A
The FlatPAC’s contemporary design allows us to
configure your order quickly and provide rapid
turnaround on standard models. It is truly a
complete power solution, enabling you to spend
more time designing your system and less time
worrying about how to power it.
F A
W
= 100W
V
= 150W
U
= 200W
S
= 300W
Q
= 400W
Output Power/Current
F
A
V
OUT
≥5V
S
= 300W
P
= 450W
M
= 600W
V
OUT
< 5V
S
= 60A
P
= 90A
M
= 120A
Options
BC
= BatMod/Conduction Cooled
BM
= BatMod
CC
= Conduction Cooled
FlatPAC™
Page 1 of 6
Rev 1.7
09/2016
vicorpower.com
800 927.9474
51单片机小白,求助带功能键控制的电子时钟汇编和c语言代码
本帖最后由 firstsea 于 2015-11-25 16:06 编辑 51单片机小白,求助带功能键控制的电子时钟汇编和c语言代码,有注释最好想弄懂!在此谢过 1、基本要求电子钟基本要求的控制面板如图所示。2 ......
firstsea 51单片机
Xilinx 仿真遇到的问题
Started : "Creating Tbw file". ERROR:ProjectMgmt - TOE: ITclInterp::ExecuteCmd gave Tcl result 'invalid command name "0"'. Tcl_ErrnoId: unknown error Tcl_ErrnoMsg: No error _c ......
eeleader FPGA/CPLD
【T叔藏书阁】《模拟集成电路的分析与设计(第四版)》
中文版:《模拟集成电路的分析与设计(第四版)》英文版:《analysis and design of analog integrated circuits》作者:paul R.Gray, Paul J.Hurst, Stephen H.Lewis, Robert G.Meyer翻译:张 ......
tyw 下载中心专版
运动估计算法设计及FPGA实现.pdf
运动估计算法设计及FPGA实现.pdf ...
zxopenljx FPGA/CPLD
请教:时钟上升沿采样不稳定问题
用verilog写的很简单的一段代码,大概是: reg q;//q是调用IP核fifo产生的数据,默认是reg型输出吧 assign data_out={{4{q}},{4{q}}};//data_out是输出 数据是上升沿进、上升沿采的, ......
xyw FPGA/CPLD
请问网口芯片(971)为何有编解码的功能啊?
那么数据经过网口芯片发送出去的就不是cpu给的原始数据咯?...
mbwr 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2323  952  724  2282  2911  30  56  2  14  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved