电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

QTS-050-01-H-D-RA-WT-SP

产品描述板对板与夹层连接器 0.635 mm Q Strip High-Speed Ground Plane Terminal Strip
产品类别连接器    连接器   
文件大小939KB,共2页
制造商SAMTEC
官网地址http://www.samtec.com/
标准
下载文档 详细参数 全文预览

QTS-050-01-H-D-RA-WT-SP在线购买

供应商 器件名称 价格 最低购买 库存  
QTS-050-01-H-D-RA-WT-SP - - 点击查看 点击购买

QTS-050-01-H-D-RA-WT-SP概述

板对板与夹层连接器 0.635 mm Q Strip High-Speed Ground Plane Terminal Strip

QTS-050-01-H-D-RA-WT-SP规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称SAMTEC
Reach Compliance Codecompliant
ECCN代码EAR99
Factory Lead Time2 weeks
连接器类型BOARD CONNECTOR
联系完成配合GOLD
联系完成终止Gold Flash (Au)
触点性别MALE
触点材料PHOSPHOR BRONZE
DIN 符合性NO
滤波功能NO
IEC 符合性NO
MIL 符合性NO
混合触点NO
安装方式RIGHT ANGLE
安装类型BOARD
装载的行数2
选件GENERAL PURPOSE
端子节距0.635 mm
端接类型SOLDER
触点总数100

文档预览

下载PDF文档
F-219
QTS–025–01–L–D–A
®
QTS–075–01–F–D–A
QTS–050–01–F–D–A
(0.635 mm) .025"
QTS SERIES
HIGH-SPEED GROUND PLANE HEADER
SPECIFICATIONS
For complete specifications and
recommended PCB layouts see
www.samtec.com?QTS
Insulator Material:
Liquid Crystal Polymer
Contact Material:
Phosphor Bronze
Plating:
Au or Sn over
50 µ" (1.27 µm) Ni
Current Rating:
Contact:
1.8 A per pin
(2 pins powered)
Ground Plane:
23.1 A per ground plane
(1 ground plane powered)
Operating Temp:
-55 °C to +125 °C
Voltage Rating:
285 VAC
Max Cycles:
100
RoHS Compliant:
Yes
Board Mates:
QSS
Cable Mates:
SQCD
Standoffs:
SO
Integral metal plane
for power or ground
EXTENDED LIFE
PRODUCT
HIGH MATING
CYCLES
10 YEAR MFG
WITH 50 µ" GOLD
POWER/SIGNAL
APPLICATION
(0.635 mm)
.025"
pitch
Alignment
Pin
HIGH-SPEED CHANNEL PERFORMANCE
Compatible with
UMPT/UMPS for flexible
two-piece power/signal solutions
QTS/QSS @ 5 mm Mated Stack Height
Rating based on Samtec reference channel.
For full SI performance data visit Samtec.com
or contact SIG@samtec.com
25
G b p s
Polarized
PROCESSING
Lead–Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (025-075)
Board Stacking:
For applications requiring more
than two connectors per board
contact ipg@samtec.com
QTS
NO. OF POSITIONS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart.
PLATING
OPTION
D
A
OTHER
OPTION
–025, –050, –075
(50 total positions per bank)
RECOGNITIONS
For complete scope of
recognitions see
www.samtec.com/quality
= Gold Flash on Signal Pins
and Ground Plane,
Matte Tin on tails
–F
FILE NO. E111594
= 10 µ" (0.25 µm) Gold on
Signal Pins and Ground Plane,
Matte Tin on tails
–L
= (7.00 mm)
.275" DIA
Polyimide film
Pick &
Place Pad
–K
= Tape & Reel
–TR
ALSO AVAILABLE
(MOQ Required)
• 11 mm & 16 mm stack height
• 30 µ" (0.76 µm) Gold
• Differential Pair and
“Partitionable” (combine
differential & single-ended
banks in same connector)
available.
• 100 & 125 positions per row
• Edge Mount
01
(No. of Positions per Row/25) x (20.00) .7875
(20.00) .7875
(7.11)
.280
(5.97)
.235
02
= Electro-Polished Selective
50 µ" (1.27 µm) min Au over
150 µ" (3.81 µm) Ni on Signal
Pins in contact area,
10 µ" (0.25 µm) min Au over
50 µ" (1.27 µm) Ni on Ground
Plane in contact area,
Matte Tin over 50 µ" (1.27 µm)
min Ni on all solder tails
*Note:
–C Plating passes
10 year MFG testing
LEAD
STYLE
–C*
(0.635) .025
(0.20) .008
A
(4.27) .168
(7.26) .286
MATED
HEIGHT
(5.00) .197
(8.00) .315
A
Note:
Some lengths, styles and
options are non-standard,
non-returnable.
(0.76)
.030
(0.89)
.035
DIA
Due to technical progress, all designs, specifications and components are subject to change without notice.
–01
–02
Processing conditions will affect
mated height. See SO Series
for board space tolerances
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
关于EZDSP2808和28335的错误(参考的话要小心)
2808和28335的上电顺序和2812的是完全相反的。但是EZDSP2808和28335中的上电顺序却和2812相同,这有可能导致:output buffers to turn on,causing a glitch to occur on the pin during power ......
hlx3012 微控制器 MCU
太有用了!开关电源13类元器件的电压、电流、温度使用安全区!
概述 为什么要降额使用元器件?因为如果元器件的工作状态不超过供应商提供的规格书上的指标。那么可以实现全寿命工作。降额使用,可以提高产品的可靠性。 降额使用规则的制订, ......
木犯001号 电源技术
早该变了!值得敬畏的改变,代替RS-485光耦隔离的最新设计
本帖最后由 Jacktang 于 2019-4-12 09:05 编辑 搞过RS-485光耦隔离电路的朋友,是不是早就烦了,这种比较常用的电路,往往在电路板PCB中占用不小的面积,特别是比较小的产品电路板设计 ......
Jacktang 模拟与混合信号
请问DDR差分时钟两根线之间的间距多少?
请问DDR差分时钟两根线之间的间距多少?如果绕蛇形线是不是任何地方都要两根一起绕呢?...
xujiangyu0619 PCB设计
FPGA叠加技术重新定义: 2.5D向左 3D向右
作者:赵思潇 来源:EEWOLRD “梦想的产品已经开始发货了。”赛灵思全球高级副总裁,亚太区执行总裁汤立人先生在发布会上激动地宣布,“我们在6年前开始规划这样一款产品,3年前我们开始做研 ......
思潇 FPGA/CPLD
7V升压方式转换为12V电路
有两种思路:1、两块7V/1A电池板并联变成7V/2A的电源,然后通过7V转12V升压的方式得到12V;2、将两块7V/1A电池板串联得到14V/1A的电源,然后将14V降压为12V。 7V升压方式转换为12V 首先,将 ......
Aguilera 模拟与混合信号

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1524  218  1188  1822  2436  7  53  35  10  40 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved