5 V Precision Voltage
Reference/Temperature Transducer
REF02
FEATURES
5 V output: ±0.3% maximum
Temperature voltage output: 1.96 mV/°C
Adjustment range: ±3% minimum
Excellent temperature stability: 8.5 ppm/°C maximum
Low noise: 15 µV p-p maximum
Low supply current: 1.4 mA maximum
Wide input voltage range: 7 V to 40 V
High load-driving capability: 10 mA
No external components
Short-circuit proof
PIN CONFIGURATIONS
NC
8
NC
1
V
IN 2
NC
3
4
7
NC
6
V
OUT
5
TRIM
GROUND
(CASE)
NC = NO CONNECT. DO NOT CONNECT ANYTHING
ON THESE PINS. SOME OF THEM ARE RESERVED
FOR FACTORY TESTING PURPOSES.
00375-F-001
Figure 1. 8-Lead TO-99 (J-Suffix)
NC
1
8
NC
NC
V
OUT
TRIM
00375-F-002
V
IN 2
REF02
TOP VIEW
(Not to Scale)
7
TEMP
3
6
GENERAL DESCRIPTION
The REF02 precision voltage reference provides a stable 5 V
output that can be adjusted over a ±6% range with minimal
effect on temperature stability. Single-supply operation over an
input voltage range of 7 V to 40 V, low current drain of 1 mA,
and excellent temperature stability are achieved with an
improved band gap design. Low cost, low noise, and low power
make the REF02 an excellent choice whenever a stable voltage
reference is required. Applications include DACs and ADCs,
portable instrumentation, and digital voltmeters. The versatility
of the REF02 is enhanced by its use as a monolithic temperature
transducer. For new designs, refer to the ADR02.
GND
4
5
NC = NO CONNECT. DO NOT CONNECT ANYTHING
ON THESE PINS. SOME OF THEM ARE RESERVED
FOR FACTORY TESTING PURPOSES.
Figure 2. 8-Lead PDIP (P-Suffix), 8-Lead CERDIP (Z-Suffix)
and 8-Lead SOIC (S-Suffix)
NC
NC
NC
1
NC
3
2
20 19
NC
4
V
IN 5
NC
6
TEMP
7
NC
8
9
10 11 12 13
NC
18
NC
NC
NC
V
OUT
NC
REF02
TOP VIEW
(Not to Scale)
17
16
15
14
GND
NC
NC
TRIM
NC
NC = NO CONNECT. DO NOT CONNECT ANYTHING
ON THESE PINS. SOME OF THEM ARE RESERVED
FOR FACTORY TESTING PURPOSES.
Figure 3. 20-Terminal LCC (RC-Suffix)
OUTPUT RESISTORS
REF02 OPTION
883C PRODUCT
R9
18kΩ
R11
2kΩ
4.5kΩ
R12
6.1kΩ
15kΩ
Q8
Q7
Q14
Q13
R8
R7
R14
Q15
R15
2
INPUT
P, S, J, Z PACKAGES 18kΩ
Q9
Q12
Q11
C1
R6
R3
R4
Q4
R5
Q1
3 R1
TEMP
R2
Q2
Q20
Q3
Q10
Q6
Q5
R13
Q17
Q21
Q18
Q16
Q19
OUTPUT
6
R12*
R9*
≈
1.23V
R11*
TRIM
5
GROUND
*SEE OUTPUT RESISTORS
4
Figure 4. Simplified Schematic
Rev. I
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
© 2005 Analog Devices, Inc. All rights reserved.
00375-F-004
R10
00375-F-003
REF02
TABLE OF CONTENTS
Features .............................................................................................. 1
General Description ......................................................................... 1
Pin Configurations ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Specifications............................................................... 3
Absolute Maximum Ratings............................................................ 7
Thermal Resistance ...................................................................... 7
ESD Caution.................................................................................. 7
Typical Performance Characteristics ..............................................8
Output Adjustment ........................................................................ 10
Temperature Monitoring........................................................... 11
Reference Stack with Excellent Line Regulation .................... 11
Precision Current Source .......................................................... 12
Supply Bypassing ........................................................................ 12
Outline Dimensions ....................................................................... 13
Ordering Guide .......................................................................... 15
REVISION HISTORY
12/05—Rev. H to Rev. I
Changes to Figure 14...................................................................... 10
Changes to Ordering Guide .......................................................... 15
5/05—Rev. G to Rev. H
Updated Figure 4 .............................................................................. 1
Changes to Specifications ................................................................ 3
Updated Outline Dimensions ....................................................... 13
Changes to Ordering Guide .......................................................... 15
2/05—Rev. F to Rev. G
Changes to Specifications ................................................................ 3
Change to Outline Dimensions .................................................... 13
7/04—Rev. E to Rev. F
Updated Format..................................................................Universal
Changes to Simplified Schematic ................................................... 1
Changes to Specifications ................................................................ 3
Changes to Specifications ................................................................ 4
Changes to Specifications ................................................................ 5
Changes to Specifications ................................................................ 6
Changes to Figure 18...................................................................... 10
Changes to Ordering Guide .......................................................... 15
3/04—Rev. D to Rev. E
Changes to Features.......................................................................... 1
Changes to Specifications ................................................................ 2
Changes to Ordering Guide ............................................................ 4
Replaced TPCs 3 and 4 .................................................................... 5
Added Temperature Monitoring section ...................................... 7
Updated Figure 5 ............................................................................. 7
Deleted Table I .................................................................................. 7
Updated Figure 6 ............................................................................. 7
10/03—Rev. C to Rev. D
Updated TPCs.....................................................................Universal
Changes to Features .........................................................................1
Changes to Electrical Specifications ..............................................2
Change to Absolute Maximum Ratings ........................................4
Changes to Ordering Guide .............................................................4
Deleted Typical Electrical Characteristics table ........................... 4
Deleted Wafer Test Limits ................................................................4
Deleted Figure 1.................................................................................4
10/02—Rev. B to Rev. C
Changes to Features ..........................................................................1
Changes to General Description .....................................................1
Changes to Simplified Schematic ....................................................1
Changes to Specifications.................................................................2
Changes to Absolute Maximum Ratings .......................................5
Changes to Package Type ................................................................5
Changes to Ordering Guide .............................................................5
Updated to Outline Dimensions .................................................. 11
Rev. I | Page 2 of 16
REF02
SPECIFICATIONS
ELECTRICAL SPECIFICATIONS
@ V
IN
= 15 V, T
A
= 25°C, unless otherwise noted.
Table 1.
Parameter
Output Voltage
Output Adjustment Range
Output Voltage Noise
1
P, Z, and S Packages
J Package
883 Parts
Line Regulation
2
Load Regulation
2
Turn-On Settling Time
1
Quiescent Supply Current
Load Current
Sink Current
3
Short-Circuit Current
Temperature Voltage Output
4
883C Product
P, S, J, and Z Packages
1
2
Symbol
V
O
∆V
TRIM
e
n
p-p
Conditions
I
L
= 0 mA
R
P
= 10 kΩ
0.1 Hz to 10 Hz
REF02A/REF02E
Min
Typ
Max
4.985
5.000
5.015
±3
±6
15
20
10
0.006
0.005
5
1.0
10
−0.3
–0.5
30
630
550
REF02/REF02H
Min
Typ
Max
4.975
5.000
5.025
±3
±6
15
20
10
0.006
0.006
5
1.0
10
–0.3
–0.5
30
630
550
Unit
V
%
µV p-p
µV p-p
µV p-p
%/V
%/mA
µs
mA
mA
mA
mA
mV
mV
t
ON
I
SY
I
L
I
S
I
SC
V
T
V
T
V
IN
= 8 V to 40 V
I
L
= 0 mA to 10 mA
To ±0.1% of final value
No load
15
0.010
0.010
1.4
15
0.010
0.010
1.4
V
O
= 0
Guaranteed by design.
Line and load regulation specifications include the effect of self-heating.
3
During sink current test, the device meets the output voltage specified.
4
Limit current in or out of Pin 3 to 50 nA and capacitance on Pin 3 to 30 pF.
Rev. I | Page 3 of 16
REF02
@ V
IN
= 15 V, −55°C ≤ T
A
≤ +125°C for REF02A and REF02; 0°C ≤ T
A
≤ 70°C for REF02E and REF02H; I
L
= 0 mA, unless otherwise
noted.
Table 2.
Parameter
Output Voltage Change
with Temperature
1, 2
Output Voltage Temperature Coefficient
3
Change in V
O
Temperature Coefficient
with Output Adjustment
Line Regulation
V
IN
= 8 V to 40 V
4
Load Regulation
I
L
= 0 mA to 8 mA
4
Temperature Voltage Output Temperature
Coefficient
5
883C Product
P, S, J, and Z Packages
1
Symbol
∆V
OT
TCV
O
Conditions
0°C ≤ T
A
≤ 70°C
−55°C ≤ T
A
≤ +125°C
REF02A/REF02E
Min Typ
Max
0.02
0.06
0.06
0.15
3
8.5
0.7
0.007
0.009
0.006
0.007
0.012
0.015
0.010
0.012
REF02/REF02H
Min Typ
Max
0.07
0.17
0.18
0.45
10
25
0.7
0.007
0.009
0.007
0.009
0.012
0.015
0.012
0.015
Unit
%
%
ppm/°C
ppm/%
%/V
%/V
%/mA
%/mA
R
P
= 10 kΩ
0°C ≤ T
A
≤ 70°C
−55°C ≤ T
A
≤ +125°C
0°C ≤ T
A
≤ 70°C
−55°C ≤ T
A
≤ +125°C
TCV
T
2.10
1.96
2.10
1.96
mV/°C
mV/°C
ΔV
OT
is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed
as a percentage of 5 V.
−
V
MIN
V
∆
V
OT
=
MAX
×
100
5V
2
∆V
OT
specification applies trimmed to 5,000 V or untrimmed.
3
TCV
O
is defined as
∆V
OT
divided by the temperature range.
∆
V
OT
TCV
O
=
70°C
4
Line and load regulation specifications include the effect of self-heating.
5
Limit current in or out of Pin 3 to 50 nA and capacitance on Pin 3 to 30 pF.
Rev. I | Page 4 of 16
REF02
@ V
IN
= 15 V, T
A
= 25°C, unless otherwise noted.
Table 3.
Parameter
Output Voltage
Output Adjustment Range
Output Voltage Noise
1
P, Z, and S Packages
J Package
883 Parts
Line Regulation
2
Load Regulation
2
Turn-On Settling Time
1
Quiescent Supply Current
Load Current
Sink Current
3
Short-Circuit Current
Temperature Voltage Output
4
883C Product
P, S, J, and Z Packages
1
2
Symbol
V
O
∆V
TRIM
e
n
p-p
Conditions
I
L
= 0 mA
R
P
= 10 kΩ
0.1 Hz to 10 Hz
Min
4.950
±2.7
REF02C
Typ
Max
5.000
5.050
±6.0
15
20
12
0.009
0.006
5
1.0
Min
4.900
±2.0
REF02D
Typ
Max
5.000
5.100
±6.0
Unit
V
%
µV p-p
µV p-p
µV p-p
%/V
%/mA
%/mA
µs
mA
mA
mA
mA
mV
mV
t
ON
I
SY
I
L
I
S
I
SC
V
T
V
T
V
IN
= 8 V to 40 V
I
L
= 0 mA to 8 mA
I
L
= 0 mA to 4 mA
To ±0.1% of final value
No load
8
−0.3
V
O
= 0
18
0.015
0.015
15
20
0.010
0.015
5
1.0
8
−0.3
−0.5
30
630
550
0.04
0.04
2.0
1.6
−0.5
30
630
550
Guaranteed by design.
Line and load regulation specifications include the effect of self-heating.
3
During sink current test, the device meets the output voltage specified.
4
Limit current in or out of Pin 3 to 50 nA and capacitance on Pin 3 to 30 pF.
Rev. I | Page 5 of 16
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
