电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NLV74HCT74ADR2G

产品描述触发器 DUAL D-TYPE FLIP-FLO
产品类别半导体    逻辑集成电路    触发器   
文件大小90KB,共6页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
标准
下载文档 详细参数 全文预览

NLV74HCT74ADR2G在线购买

供应商 器件名称 价格 最低购买 库存  
NLV74HCT74ADR2G - - 点击查看 点击购买

NLV74HCT74ADR2G概述

触发器 DUAL D-TYPE FLIP-FLO

NLV74HCT74ADR2G规格参数

参数名称属性值
厂商名称ON Semiconductor(安森美)
产品种类触发器
资格AEC-Q100
封装Cut Tape
封装Reel
系列MC74HCT74A
工厂包装数量2500

文档预览

下载PDF文档
MC74HCT74A
Dual D Flip-Flop with Set
and Reset with LSTTL
Compatible Inputs
High−Performance Silicon−Gate CMOS
http://onsemi.com
The MC74HCT74A is identical in pinout to the LS74. This device
may be used as a level converter for interfacing TTL or NMOS outputs
to High Speed CMOS inputs.
This device consists of two D flip−flops with individual Set, Reset,
and Clock inputs. Information at a D−input is transferred to the
corresponding Q output on the next positive going edge of the clock
input. Both Q and Q outputs are available from each flip−flop. The Set
and Reset inputs are asynchronous.
Features
SOIC−14 NB
D SUFFIX
CASE 751A
PIN ASSIGNMENT
RESET 1
DATA 1
CLOCK 1
SET 1
Q1
Q1
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
RESET 2
DATA 2
CLOCK 2
SET 2
Q2
Q2
Output Drive Capability: 10 LSTTL Loads
TTL NMOS Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 4.5 to 5.5 V
Low Input Current: 1.0
mA
In Compliance With the JEDEC Standard No. 7.0 A Requirements
Chip Complexity: 136 FETs or 34 Equivalent Gates
These Devices are Pb−Free, Halogen Free and are RoHS Compliant
LOGIC DIAGRAM
RESET 1
DATA 1
CLOCK 1
SET 1
RESET 2
DATA 2
CLOCK 2
SET 2
1
MARKING DIAGRAM
14
HCT74AG
AWLYWW
1
2
3
4
13
12
11
10
5
6
Q1
Q1
PIN 14 = V
CC
PIN 7 = GND
9
8
Q2
A
WL
Y, YY
WW
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
FUNCTION TABLE
Q2
Inputs
Set Reset Clock Data
L
H
L
H
H
H
H
H
H
L
L
H
H
H
H
H
X
X
X
X
X
X
H
L
X
X
X
Outputs
Q
Q
H
L
L
H
H*
H*
H
L
L
H
No Change
No Change
No Change
Design Criteria
Internal Gate Count†
Internal Gate Propagation Delay
Internal Gate Power Dissipation
Speed Power Product
†Equivalent to a two−input NAND gate.
Value
34
1.5
5.0
.0075
Units
ea.
ns
mW
pJ
L
H
*Both outputs will remain high as long as Set and
Reset are low, but the output states are unpredict-
able if Set and Reset go high simultaneously.
ORDERING INFORMATION
See detailed ordering and shipping information on page 3 of
this data sheet.
©
Semiconductor Components Industries, LLC, 2014
1
September, 2014 − Rev. 12
Publication Order Number:
MC74HCT74A/D

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1602  2516  379  2051  1214  33  51  8  42  25 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved