B-64
01/99
SMP5911, SMP5912
Dual N-Channel Silicon Junction Field-Effect Transistor
¥ Wideband Differential
Amplifiers
At 25°C free air temperature:
Static Electrical Characteristics
Gate Source Breakdown Voltage
Gate Reverse Current
Gate Operating Current
Gate Source Cutoff Voltage
Gate Source Voltage
Drain Saturation Current (Pulsed)
V
(BR)GSS
I
GSS
I
G
V
GS(OFF)
V
GS
I
DSS
SMP5911
Min
– 25
– 100
– 250
– 100
– 100
– 1.0
– 0.3
7
–5
–4
40
SMP5912
Min
– 25
– 100
– 250
– 100
– 100
– 1.0
– 0.3
7
–5
–4
40
Process NJ30L
Unit
V
pA
nA
pA
nA
V
V
mA
Max
Max
Test Conditions
I
G
= – 1 µA, V
DS
= ØV
V
GS
= – 15V, V
DS
= ØV
V
GS
= – 15V, V
DS
= ØV
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DS
= 15V, I
D
= 5 nA
V
DS
= 15V, I
D
= 5 mA
V
DS
= 10V, V
GS
= ØV
T
A
= 125°C
T
A
= 150°C
Dynamic Electrical Characteristics
Common Source
Forward Transconductance
Common Source
Output Conductance
Common Source Input Capacitance
Common Source Reverse Transfer Capacitance
Equivalent Short Circuit Input Noise Voltage
g
fs
g
os
C
iss
C
rss
e
N
¯
NF
V
GS1
– V
GS2
I
G1
– I
G2
3000 10000 3000 10000
3000 10000 3000 10000
100
150
5
1.2
20
1
10
20
1
1
20
20
20
20
0.95
0.95
0.95
100
150
5
1.2
20
1
15
20
1
1
40
40
40
40
µS
µS
µS
µS
pF
pF
nV/√Hz
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
R
G
= 100 KΩ
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, V
GS
= ØV
V
DG
= 10V, I
D
= 5 mA
f = 1 kHz
f = 100 MHz
f = 1 kHz
f = 100 MHz
f = 1 MHz
f = 1 MHz
f = 10 kHz
f = 10 kHz
Noise Figure
Gate Source Differential Voltage
Gate Differential Current
Drain Saturation Current Ratio
Transconductance Ratio
Gate Source Differential Voltage
With Temperature
dB
mV
nA
T
A
= 125°C
f = 1 kHz
T
A
= 25°C
T
B
= 125°C
T
A
= 35°C
T
B
= 25°C
I
DSS1
/ I
DSS2
0.95
g
fs1
/ g
fs2
∆V
GS1
– V
GS2
∆T
µV/°C
µV/°C
µV/°C
µV/°C
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
V
DG
= 10V, I
D
= 5 mA
SOIC-8 Package
See Section G for Outline Dimensions
Pin Configuration
1 Source 1, 2 Drain 1, 3 Gate 1, 4 N/C,
5 Source 2, 6 Drain 2, 7 Gate 2,
8 Omitted
1000 N. Shiloh Road, Garland, TX 75042
(972) 487-1287
FAX
(972) 276-3375
www.interfet.com
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
