74HC390; 74HCT390
Dual decade ripple counter
Rev. 3 — 16 August 2016
Product data sheet
1. General description
The 74HC390; 74HCT390 is a dual 4-bit decade ripple counter divided into four
separately clocked sections. The counters have two divide-by-2 sections and two
divide-by-5 sections. These sections share an asynchronous master reset input (nMR)
and can be used in a BCD decade or bi-quinary configuration. If master reset inputs 1MR
and 2MR are used to clear all 8 bits of the counter simultaneously, numerous counting
configurations are possible within one package. Section clocks nCP0 and nCP1, allow
ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.
The HIGH-to-LOW transition of the clock inputs nCP0 and nCP1 trigger each section. For
BCD decade operation, the nQ0 output is connected to the nCP1 input of the divide-by-5
section. For bi-quinary decade operation, the nQ3 output is connected to the nCP0 input
and nQ0 becomes the decade output. A HIGH on the nMR input overrides the clocks and
sets the four outputs LOW. Inputs include clamp diodes. It enables the use of current
limiting resistors to interface inputs to voltages in excess of V
CC
.
2. Features and benefits
Input levels:
For 74HC390: CMOS level
For 74HCT390: TTL level
Two BCD decade or bi-quinary counters
One device can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
Two master reset inputs to clear each decade counter individually
Specified in compliance with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Nexperia
74HC390; 74HCT390
Dual decade ripple counter
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74HC390D
74HCT390D
74HC390DB
74HCT390DB
74HCT390PW
40 C
to +125
C
40 C
to +125
C
SSOP16
plastic shrink small outline package; 16 leads;
body width 5.3 mm
SOT338-1
SOT403-1
40 C
to +125
C
Name
SO16
Description
Version
plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
Type number
TSSOP16 plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
4. Functional diagram
Fig 1.
Logic symbol
Fig 2.
Logic diagram (one counter)
74HC_HCT390
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 16 August 2016
2 of 18
Nexperia
74HC390; 74HCT390
Dual decade ripple counter
5. Pinning information
5.1 Pinning
Fig 3.
Pin configuration for SO16
Fig 4.
Pin configuration for (T)SSOP16
5.2 Pin description
Table 2.
Symbol
1CP0, 2CP0
1MR, 2MR
1Q0, 1Q1, 1Q2, 1Q3
1CP1, 2CP1
GND
2Q0, 2Q1, 2Q2, 2Q3
V
CC
Pin description
Pin
1, 15
2, 14
3, 5, 6, 7
4, 12
8
13, 11, 10, 9
16
Description
clock input divide-by-2 section (HIGH-to-LOW; edge-triggered)
asynchronous master reset input (active HIGH)
flip-flop outputs
clock input divide-by-5 section (HIGH-to-LOW; edge-triggered)
ground (0 V)
flip-flop outputs
supply voltage
74HC_HCT390
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 16 August 2016
3 of 18
Nexperia
74HC390; 74HCT390
Dual decade ripple counter
6. Functional description
Table 3.
Count
0
1
2
3
4
5
6
7
8
9
[1]
BCD count sequence
[1]
Output
nQ0
L
H
L
H
L
H
L
H
L
H
nQ1
L
L
H
H
L
L
H
H
L
L
nQ2
L
L
L
L
H
H
H
H
L
L
nQ3
L
L
L
L
L
L
L
L
H
H
Output nQ0 connected to nCP1; counter input on nCP0.
H = HIGH voltage level
L = LOW voltage level
Table 4.
Count
0
1
2
3
4
5
6
7
8
9
[1]
Bi-quinary count sequence
[1]
Output
nQ0
L
L
L
L
L
H
H
H
H
H
nQ1
L
H
L
H
L
L
H
L
H
L
nQ2
L
L
H
H
L
L
L
H
H
L
nQ3
L
L
L
L
H
L
L
L
L
H
Output nQ3 connected to nCP0; counter input on nCP1.
H = HIGH voltage level
L = LOW voltage level
74HC_HCT390
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 16 August 2016
4 of 18
Nexperia
74HC390; 74HCT390
Dual decade ripple counter
7. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
V
I
<
0.5
V or V
I
> V
CC
+ 0.5 V
V
O
<
0.5
V or V
O
> V
CC
+ 0.5 V
0.5
V < V
O
< V
CC
+ 0.5 V
Min
0.5
-
-
-
-
50
65
Max
+7
20
20
25
+50
-
+150
500
Unit
V
mA
mA
mA
mA
mA
C
mW
SO16 and (T)SSOP16 packages
[1]
-
For SO16 packages: above 70
C,
the value of P
tot
derates linearly with 8 mW/K.
For (T)SSOP16 packages: above 60
C,
the value of P
tot
derates linearly with 5.5 mW/K.
8. Recommended operating conditions
Table 6.
Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
V
CC
V
I
V
O
T
amb
t/V
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
Conditions
Min
2.0
0
0
40
-
-
-
74HC390
Typ
5.0
-
-
+25
-
1.67
-
Max
6.0
V
CC
V
CC
+125
625
139
83
Min
4.5
0
0
40
-
-
-
74HCT390
Typ
5.0
-
-
+25
-
1.67
-
Max
5.5
V
CC
V
CC
+125
-
139
-
V
V
V
C
ns/V
ns/V
ns/V
Unit
9. Static characteristics
Table 7.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
74HC390
V
IH
HIGH-level
input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
V
IL
LOW-level
input voltage
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
1.5
3.15
4.2
-
-
-
1.2
2.4
3.2
0.8
2.1
2.8
-
-
-
0.5
1.35
1.8
1.5
3.15
4.2
-
-
-
-
-
-
0.5
1.35
1.8
1.5
3.15
4.2
-
-
-
-
-
-
0.5
1.35
1.8
V
V
V
V
V
V
Conditions
Min
25
C
Typ
Max
40 C
to +85
C 40 C
to +125
C
Unit
Min
Max
Min
Max
74HC_HCT390
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 3 — 16 August 2016
5 of 18
聊聊、笑笑、闹闹
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
