SETI pin is internally clamped. Forcing more than 5mA current into the pin can damage the device.
Note 2:
Junction temperature greater than +125oC degrades operating lifetimes.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Information
PACKAGE TYPE:
12 TDFN
Package Code
Outline Number
Land Pattern Number
Junction to Ambient (θ
JA
)
Junction to Case (θ
JC
)
TD1233+1C
21-0664
90-0397
41°C/W
8.5°C/W
THERMAL RESISTANCE, FOUR-LAYER BOARD:
For the latest package outline information and land patterns (footprints), go to
www.maximintegrated.com/packages.
Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to
www.maximintegrated.com/thermal-tutorial.
Electrical Characteristics
(V
IN
= +4.5 to +60V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V
IN
= +24V, T
A
= +25°C, R
SETI
= 1.5kΩ.)
(Note 3)
PARAMETER
IN Voltage Range
Shutdown Input Current
Shutdown Output Current
Reverse Input Current
Supply Current
Internal Undervoltage-Trip Level
UVLO, OVLO Reference
UVLO, OVLO Threshold
Hysteresis
UVLO, OVLO Leakage Current
I
LEAK
V
UVLO
= V
OVLO
= 0 to 2V. (MAX17608,
MAX17609 only)
-100
SYMBOL
V
IN
I
SHDN
I
OFF
I
IN_RVS
I
IN
V
UVLO
V
REF
V
EN
= 0V
V
EN
= 0V, V
OUT
= 0V
V
IN
= -60V, V
OUT
= 0V
V
IN
= 24V, V
EN
= 5V
V
IN
rising
V
IN
falling
1.45
3.46
-2
-85
-50
0.88
4.02
3.5
1.50
3.3
100
1.55
1.20
4.45
CONDITIONS
MIN
4.5
25
TYP
MAX
60
60
UNITS
V
μA
µA
µA
mA
V
V
%
nA
www.maximintegrated.com
Maxim Integrated
│ 3
MAX17608/MAX17609/
MAX17610
Electrical Characteristics (continued)
4.5V to 60V, 1A Current Limiter
with OV, UV, and Reverse Protection
(V
IN
= +4.5 to +60V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V
IN
= +24V, T
A
= +25°C, R
SETI
= 1.5kΩ.)
(Note 3)
PARAMETER
OVLO Adjustment Range
UVLO Adjustment Range
Internal POR
INTERNAL FETs
Internal FETs On-Resistance
Current-Limit Adjustment Range
Current-Limit Accuracy
FLAG
Assertion Drop-Voltage
Threshold
Reverse Current-Blocking
Slow Threshold
Reverse Current-Blocking
Debounce Blanking Time
Reverse Current-Blocking
Powerup Blanking Time
Reverse Current-Blocking
Fast Threshold
Reverse Current-Blocking
Fast-Response Time
Reverse-Blocking Supply
Current
SETI
R
SETI
× I
LIM
Current-Mirror Output Ratio
Internal SETI Clamp
SETI Leakage Current
LOGIC INPUT
EN Input-Logic High
EN Input-Logic Low
EN Pullup Voltage
EN Input Current
EN Pullup Current
CLMODE Input-Logic High
CLMODE Input-Logic Low
CLMODE Pullup Input Current
V
IH
V
IL
EN pin unconnected. V
IN
= 60V
V
EN
= 5.5V
V
EN
= 0.4V
1.0
2.0
0.25
8
60
3.0
3.8
0.60
10
1.4
0.4
2
92
8.0
4.9
0.95
12
V
V
V
μA
μA
V
V
µA
V
RI
C
IRATIO
100mA ≤ I
IN
≤ 200mA
200mA ≤ I
IN
≤ 1.0A
5mA into SETI
V
SETI
= 1.6V
950
970
1.6
-0.1
1.5
1000
1000
1050
1030
2.2
0.1
V
A/A
V
μA
V
FA
V
RIBS
t
DEBRIB
t
BLKRIB
V
RIBF
t
RIB
I
RBL
R
ON
I
LIM
I
LOAD
= 100mA, V
IN
≥
8V
(Note 5)
100mA ≤ I
LIM
≤ 200mA
200mA ≤ I
LIM
≤ 1.0A
Increase (V
IN
- V
OUT
) drop until
FLAG
asserts, V
IN
= 24V, I
IN
= 10mA
(V
OUT
- V
IN
). (MAX17608, MAX17610
only)
(MAX17608, MAX17610 only)
(MAX17608, MAX17610 only)
(V
OUT
-V
IN
). (MAX17608, MAX17610
only)
I
REVERSE
= 20A, (MAX17608,
MAX17610 only) (Note 6)
Current into OUT when (V
OUT
- V
IN)
>
130mV. (MAX17608, MAX17610 only)
0.1
-5
-3
370
2
100
14.4
70
470
11
140
16.0
105
150
0.89
260
490
1
+5
+3
570
20
180
17.6
140
230
1.25
mΩ
A
%
mV
mV
μs
ms
mV
ns
mA
SYMBOL
(Note 4)
(Note 4)
CONDITIONS
MIN
5.5
4.5
3.0
TYP
MAX
60
59
4.3
UNITS
V
V
V
www.maximintegrated.com
Maxim Integrated
│
4
MAX17608/MAX17609/
MAX17610
Electrical Characteristics (continued)
4.5V to 60V, 1A Current Limiter
with OV, UV, and Reverse Protection
(V
IN
= +4.5 to +60V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at V
IN
= +24V, T
A
= +25°C, R
SETI
= 1.5kΩ.)
(Note 3)
FLAG, UVOV, FWD, REV
OUTPUTs
FLAG, UVOV, FWD, REV
Output-Logic Low Voltage
FLAG, UVOV, FWD, REV
Output-Leakage Current
TIMING CHARACTERISTICS
Switch Turn-On Time
Overvoltage Switch Turn-Off
Time
Overvoltage Falling-Edge
Debounce Time
Overcurrent Protection Re-
sponse Time
IN Debounce Time
Current-Limit Smooth-Transition
Time
Current-Limit Blanking Time
Current-Limit Autoretry Time
THERMAL PROTECTION
Thermal Shutdown
Thermal Shutdown Hysteresis
T
J
T
J(HYS)
160
28
°C
°C
t
ON_
SWITCH
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
I
SINK
= 1mA
V
IN
= V
FLAG
= V
UVOV
= V
FWD
= V
REV
= 5.5V.
FLAG, UVOV, FWD
and
REV
pins are deasserted
V
IN
= 24V, R
LOAD
= 1kΩ, C
LOAD
= 0pF,
R
SETI
= 1.5kΩ
V
OVLO
exceeds V
REF
as a step;
R
LOAD
= 1kΩ
0.4
1
V
μA
1.0
1.0
20
1.5
1.5
ms
µs
μs
μs
t
OFF_OVP
t
DEB_OVP
t
OCP_RES
I
LIM
= 1A, C
LOAD
= 0, I
OUT
step from
0.5A to 1.5A. Time to regulate I
OUT
to
current limit.
From V
IN_UVLO
< V
IN
< V
IN_OVLO
and EN = High to V
OUT
= 10% of V
IN
.
Elapses only at power-up.
14.4
100
t
DEB
t
REF_RAMP
t
BLANK
t
RETRY
16
100
17.6
ms
μs
36
After blanking time from I
OUT
> I
LIM
to
FLAG
deasserted (Note 7)
540
40
600
44
660
ms
ms
Note 3:
All devices are 100% production tested at T
A
= +25°C. Limits over the operating-temperature range are guaranteed by
design; not production tested.
Note 4:
User settable. See the
Overvoltage Lockout (OVLO)
and
Undervoltage Lockout (UVLO)
sections for instructions.
Note 5:
The current limit can be set below 100mA with a decresed accuracy.
Note 6:
Guaranteed by design; not production tested.
Note 7:
The ratio between autoretry time and blanking time is fixed and equal to 15.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
