电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SI5392A-A-GM

产品描述时钟合成器/抖动清除器 Single PLL jitter attenuator with ext crystal: 2-outputs up to 1028 MHz; integer+fractional
产品类别半导体    时钟和计时器IC    时钟合成器/抖动清除器   
文件大小963KB,共54页
制造商Silicon Labs(芯科实验室)
官网地址https://www.silabs.com
标准
下载文档 详细参数 全文预览

SI5392A-A-GM在线购买

供应商 器件名称 价格 最低购买 库存  
SI5392A-A-GM - - 点击查看 点击购买

SI5392A-A-GM概述

时钟合成器/抖动清除器 Single PLL jitter attenuator with ext crystal: 2-outputs up to 1028 MHz; integer+fractional

SI5392A-A-GM规格参数

参数名称属性值
厂商名称Silicon Labs(芯科实验室)
产品种类时钟合成器/抖动清除器
系列Si5392
输出端数量2 Output
输出电平CML, HCSL, LVCMOS, LVDS, LVPECL
最大输出频率1028 MHz
最大输入频率750 MHz
安装风格SMD/SMT
封装 / 箱体QFN-44
封装Tray
产品Clock Synthesizers
类型Jitter Attenuator
工厂包装数量260

文档预览

下载PDF文档
Si5395/94/92 Data Sheet
12-Channel, Any-Frequency, Any-Output Jitter Attenuator/
Clock Multiplier with Ultra-Low Jitter
The Si5395/94/92 Jitter attenuators combine fourth-generation DSPLL™ and Multi-
Synth™ technologies to deliver ultra-low jitter (69 fs) for high performance applica-
tions like 56G SerDes. They are used in applications that demand the highest level
of integration and jitter performance. All PLL components are integrated on-chip,
eliminating the risk of noise coupling associated with discrete solutions. These devi-
ces support free-run, synchronous, and holdover modes of operation and offer both
automatic and manual input clock switching.
The Si5395/94/92 support free-run, synchronous and holdover modes as well as en-
hanced hitless switching , minimizing the phase transients associated when switch-
ing between input clocks. These devices are programmable via a serial interface
with in-circuit programmable non-volatile memory (NVM) so they always power up
with a known frequency configuration. Programming the Si5395/94/92 is easy with
Silicon Labs’
ClockBuilder Pro
software. Factory preprogrammed devices are also
available.
Applications:
• 56G/112G PAM4 SerDes clocking
• OTN muxponders and transponders
• 10/40/100/200/400G networking line cards
• 10/40/100/400 GbE Synchronous Ethernet (ITU-T G.8262)
• Medical imaging
• Test and measurement
KEY FEATURES
• Generates any combination of output
frequencies from any input frequency
• Ultra low phase jitter:
• 69 fs RMS (Grade P)
• 85 fs RMS (integer mode)
• 100 fs RMS (fractional mode)
• Enhanced hitless switching minimizes output
phase transients (0.2 ns typ)
• Input frequency range
• Differential: 8 kHz to 750 MHz
• LVCMOS: 8 kHz to 250 MHz
• Output frequency range
• Differential: 100 Hz to 1028 MHz
• LVCMOS: 100 Hz to 250 MHz
• Meets G.8262 EEC Option 1, 2 (SyncE)
• Status monitoring
• Option for integrated reference
• Si5395: 4 input, 12 output
• Si5394: 4 input, 4 output
• Si5392: 4 input, 2 output
• Drop-in compatible with Si5345/44/42
Integrated
Reference*
IN0
4 Input
Clocks
IN1
IN2
÷FRAC
÷FRAC
÷FRAC
÷FRAC
÷INT
MultiSynth
MultiSynth
MultiSynth
DSPLL
MultiSynth
MultiSynth
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
OUT0A
Si5392
Si5394
Up to 12
Output Clocks
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
Si5395
OUT8
OUT9
OUT9A
IN3/FB_IN
Status Flags
I
2
C/SPI
Status Monitor
Control
NVM
÷INT
÷INT
÷INT
*Future product (J/K/L/M). Si539x A/B/C/D/P grades have external reference (XTAL or XO)
silabs.com
| Building a more connected world.
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.
Preliminary Rev. 0.96

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1068  1594  400  251  180  35  30  24  29  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved