74LV4060-Q100
14-stage binary ripple counter with oscillator
Rev. 1 — 25 July 2014
Product data sheet
1. General description
The 74LV4060-Q100 is a low-voltage Si-gate CMOS device and is pin and function
compatible with the 74HC4060-Q100; 74HCT4060-Q100.
The 74LV4060-Q100 is a 14-stage ripple-carry counter/divider and oscillator with three
oscillator terminals (RS, RTC and CTC). It has ten buffered outputs (Q3 to Q9 and Q11 to
Q13) and an overriding asynchronous master reset (MR). The oscillator configuration
allows design of either RC or crystal oscillator circuits. The oscillator can be replaced by
an external clock signal at input RS. In this case, keep the oscillator pins (RTC and CTC)
floating.
The counter advances on the negative-going transition of RS. A HIGH-level on MR resets
the counter (Q3 to Q9 and Q11 to Q13 = LOW), independent of the other input conditions.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Wide operating voltage range from 1.0 V to 5.5 V
Optimized for low voltage applications from 1.0 V to 3.6 V
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
Typical V
OLP
(output ground bounce) < 0.8 V at V
CC
= 3.3 V; T
amb
= 25
C
Typical V
OHV
(output V
OH
undershoot) > 2 V at V
CC
= 3.3 V; T
amb
= 25
C
All active components on chip
RC or crystal oscillator configuration
Complies with JEDEC standard no. 7A
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
3. Applications
Control counters
Timers
Frequency dividers
Time-delay circuits
Nexperia
74LV4060-Q100
14-stage binary ripple counter with oscillator
4. Ordering information
Table 1.
Ordering information
Package
Temperature range
74LV4060D-Q100
40 C
to +125
C
Name
SO16
TSSOP16
Description
plastic small outline package; 16 leads; body width
3.9 mm
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
Version
SOT109-1
SOT403-1
Type number
74LV4060PW-Q100
40 C
to +125
C
5. Functional diagram
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
74LV4060_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 25 July 2014
2 of 21
Nexperia
74LV4060-Q100
14-stage binary ripple counter with oscillator
Fig 3.
Logic diagram
Fig 4.
Functional diagram
6. Pinning information
6.1 Pinning
Fig 5.
Pin configuration
74LV4060_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 25 July 2014
3 of 21
Nexperia
74LV4060-Q100
14-stage binary ripple counter with oscillator
6.2 Pin description
Table 2.
Symbol
Q11 to Q13
Q3 to Q9
GND
CTC
RTC
RS
MR
V
CC
Pin description
Pin
1, 2, 3
7, 5, 4, 6, 14, 13, 15
8
9
10
11
12
16
Description
counter output
counter output
ground (0 V)
external capacitor connection
external resistor connection
clock input/oscillator pin
master reset
supply voltage
7. Functional description
Fig 6.
Timing diagram
74LV4060_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 25 July 2014
4 of 21
Nexperia
74LV4060-Q100
14-stage binary ripple counter with oscillator
8. Limiting values
Table 3.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
Parameter
supply voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
T
amb
=
40 C
to +125
C
SO16 package
TSSOP16 package
[1]
[2]
[3]
[2]
[3]
Conditions
V
I
<
0.5
V or V
I
> V
CC
+ 0.5 V
V
O
<
0.5
V or V
O
> V
CC
+ 0.5 V
0.5
V < V
O
< V
CC
+ 0.5 V
[1]
[1]
Min
0.5
-
-
-
-
50
65
-
-
Max
+7.0
20
50
25
50
-
+150
500
400
Unit
V
mA
mA
mA
mA
mA
C
mW
mW
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
P
tot
derates linearly with 8 mW/K above 70
C.
P
tot
derates linearly with 5.5 mW/K above 60
C.
9. Recommended operating conditions
Table 4.
Symbol
V
CC
V
I
V
O
T
amb
t/V
Recommended operating conditions
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
in free air
V
CC
= 1.0 V to 2.0 V
V
CC
= 2.0 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 3.6 V to 5.5 V
[1]
Conditions
[1]
Min
1.0
0
0
40
-
-
-
-
Typ
3.3
-
-
-
-
-
-
-
Max
5.5
V
CC
V
CC
+125
500
200
100
50
Unit
V
V
V
C
ns/V
ns/V
ns/V
ns/V
The 74LV4060-Q100 is guaranteed to function down to V
CC
= 1.0 V (input levels GND or V
CC
); DC characteristics are guaranteed from
V
CC
= 1.2 V to V
CC
= 5.5 V.
74LV4060_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 1 — 25 July 2014
5 of 21
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
