Intel
®
Stratix
®
10 GX FPGA
Development Kit User Guide
Subscribe
Send Feedback
UG-20046 | 2018.11.27
Latest document on the web:
PDF
|
HTML
Contents
Contents
1. Overview........................................................................................................................ 4
1.1. General Development Board Description................................................................... 4
1.2. Recommended Operating Conditions........................................................................ 5
1.3. Handling the Board................................................................................................ 5
2. Getting Started............................................................................................................... 6
2.1. Installing Quartus Prime Software............................................................................6
2.1.1. Activating Your License............................................................................... 6
2.2. Development Board Package................................................................................... 7
2.3. Installing the USB-Blaster Driver............................................................................. 8
3. Development Board Setup.............................................................................................. 9
3.1. Applying Power to the Development Board................................................................ 9
3.2. Default Switch and Jumper Settings....................................................................... 10
3.3. Factory Reset...................................................................................................... 13
4. Board Components........................................................................................................14
4.1.
4.2.
4.3.
4.4.
4.5.
Board Overview................................................................................................... 14
MAX V CPLD System Controller.............................................................................. 19
FPGA Configuration.............................................................................................. 24
Status Elements.................................................................................................. 26
User Input-Output Components............................................................................. 27
4.5.1. User-Defined Push Buttons........................................................................27
4.5.2. User-Defined DIP Switches........................................................................ 27
4.5.3. User-Defined LEDs................................................................................... 27
Components and Interfaces...................................................................................29
4.6.1. PCI Express.............................................................................................29
4.6.2. 10/100/1000 Ethernet PHY........................................................................32
4.6.3. HiLo External Memory Interface................................................................. 33
4.6.4. FMC....................................................................................................... 38
4.6.5. QSFP......................................................................................................43
4.6.6. I
2
C.........................................................................................................44
4.6.7. DisplayPort............................................................................................. 45
4.6.8. SDI Video Input/Output Ports.................................................................... 46
Clock Circuits...................................................................................................... 48
4.7.1. On-Board Oscillators................................................................................ 48
4.7.2. Off-Board Clock I/O..................................................................................49
Memory..............................................................................................................50
4.8.1. Flash......................................................................................................50
4.8.2. Programming Flash using Quartus Programmer............................................ 52
Daughtercards.....................................................................................................54
4.9.1. External Memory Interface........................................................................ 54
Power Guidelines................................................................................................. 61
Power Distribution System.................................................................................... 62
Power Measurement............................................................................................. 63
Thermal Limitations and Protection.........................................................................64
4.6.
4.7.
4.8.
4.9.
5. System Power............................................................................................................... 61
5.1.
5.2.
5.3.
5.4.
Intel
®
Stratix
®
10 GX FPGA Development Kit User Guide
2
Send Feedback
Contents
6. Board Test System........................................................................................................ 65
6.1. Preparing the Board............................................................................................. 66
6.2. Running the Board Test System............................................................................. 67
6.3. Using the Board Test System................................................................................. 67
6.3.1. The Configure Menu................................................................................. 67
6.3.2. The System Info Tab................................................................................ 68
6.3.3. The GPIO Tab.......................................................................................... 70
6.3.4. The Flash Tab.......................................................................................... 71
6.3.5. The XCVR Tab..........................................................................................73
6.3.6. The PCIe Tab........................................................................................... 76
6.3.7. The FMC Tab........................................................................................... 79
6.3.8. The DDR3 Tab......................................................................................... 83
6.3.9. The DDR4 Tab......................................................................................... 85
6.3.10. Power Monitor........................................................................................86
6.3.11. Clock Controller..................................................................................... 88
A. Additional Information................................................................................................. 91
A.1. Safety and Regulatory Information.........................................................................91
A.1.1. Safety Warnings...................................................................................... 92
A.1.2. Safety Cautions....................................................................................... 93
A.2. Compliance and Conformity Statements..................................................................95
B. Revision History............................................................................................................96
B.1. User Guide Revision History.................................................................................. 96
Send Feedback
Intel
®
Stratix
®
10 GX FPGA Development Kit User Guide
3
UG-20046 | 2018.11.27
Send Feedback
1. Overview
The Stratix
®
10 GX FPGA development board provides a hardware platform for
evaluating the performance and features of the Intel
®
Stratix 10 GX device.
This development board comes in two different versions as shown in the table below.
Table 1.
Stratix 10 GX FPGA Development Kit Versions
Version
Stratix 10 GX FPGA L-Tile
Stratix 10 GX FPGA H-Tile
DK-DEV-1SGX-L-A
DK-DEV-1SGX-H-A
Ordering Code
Board and FPGA capabilities vary depending on the development kit version selected.
For more information on the Stratix 10 L-tile and H-tile, refer to
Stratix 10 FPGA
product page
on Intel's website.
1.1. General Development Board Description
Figure 1.
Stratix 10 GX Block Diagram
FMC
x16
Intel FPGA Download Cable II
Mini-USB MAX 10 FPGA
Mini DisplayPort (TX)
10/100/1000 Ethernet
RJ-45 PHY (SGMII)
SDI
QSFP28
x1
x4
x4
DIP Switches, User Buttons,
User I/O Pins, User LEDs
Intel
Stratix 10
FPGA
HILO Memory
QSPI
Flash
MAX V System Controller
x16
x16 PCIe Edge
Fingers
Clocks
LTM2987 Power Manager
Power Regulators
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus
and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other
countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
1. Overview
UG-20046 | 2018.11.27
1.2. Recommended Operating Conditions
•
•
•
•
Recommended ambient operating temperature range: 0C to 45C
Maximum ICC load current: 100 A
Maximum ICC load transient percentage: 30 %
FPGA maximum power supported by the supplied heatsink/fan: 200 W
1.3. Handling the Board
When handling the board, it is important to observe static discharge precautions.
Caution:
Caution:
Without proper anti-static handling, the board can be damaged. Therefore, use anti-
static handling precautions when touching the board.
This development kit should not be operated in a Vibration environment.
Send Feedback
Intel
®
Stratix
®
10 GX FPGA Development Kit User Guide
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
