电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIR1-05-S-S-K-TR

产品描述板对板与夹层连接器 .100" Right-Angle One-Piece Interface
产品类别连接器    连接器   
文件大小543KB,共2页
制造商SAMTEC
官网地址http://www.samtec.com/
下载文档 详细参数 全文预览

SIR1-05-S-S-K-TR在线购买

供应商 器件名称 价格 最低购买 库存  
SIR1-05-S-S-K-TR - - 点击查看 点击购买

SIR1-05-S-S-K-TR概述

板对板与夹层连接器 .100" Right-Angle One-Piece Interface

SIR1-05-S-S-K-TR规格参数

参数名称属性值
Reach Compliance Codecompliant
Factory Lead Time2 weeks
连接器类型PCB CONNECTOR
Base Number Matches1

文档预览

下载PDF文档
F-219
SIR1–15–L–S–A
SIB–120–02–F–S
(2.54 mm) .100"
SIB, SIR1 SERIES
ONE-PIECE INTERFACES
SPECIFICATIONS
For complete specifications and
recommended PCB layouts see
www.samtec.com?SIB
Insulator Material:
Black Liquid Crystal Polymer
Contact Material:
Phosphor Bronze
Plating:
Au or Sn over
50 µ" (1.27 µm) Ni
Current Rating:
2.6 A per pin
(1 pin powered)
Operating Temp Range:
-55 °C to +125 °C
RoHS Compliant:
Yes
SIB
1
NO. OF
POSITIONS
02
PLATING
OPTION
S
OPTION
02 thru 30
(Per Row)
= Gold flash on contact,
Matte Tin on tail
–F
= Locking
Clip
(Manual
placement
required)
–LC
No. of positions x (2.54) .100
(4.45)
.175
(8.51)
.335
01
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-19)
(0.15 mm) .005" max (20-30)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
(1.13)
.044
(1.42)
.056
(0.38)
.015
(2.54)
.100
– LC
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
(3.81)
.150
(5.27)
.207
Note:
The SIB Series
is intended for vertical
mating only.
Note:
Some sizes, styles and
options are non-standard,
non-returnable.
FILE NO. E111594
SPECIFICATIONS
For complete specifications and
recommended PCB layouts see
www.samtec.com?SIR1
Insulator Material:
Black LCP
Contact Material:
Phosphor Bronze
Plating:
Au or Sn over
50 µ" (1.27 µm) Ni
Current Rating:
2.8 A per pin
(1 pin powered)
Weld Tab:
Phosphor Bronze
RoHS Compliant:
Yes
SIR1
NO. OF
POSITIONS
PLATING
OPTION
S
OPTION
–03, –05, –10, –15
(Per Row)
No. of positions x (2.54) .100
+ (2.54) .100
(5.08)
.200
01
= 10 µ" (0.25 µm) Gold on contact,
Matte Tin on tail
–L
= Alignment Pin
–A
–K
= 30 µ" (0.76 µm) Gold on contact,
Matte Tin on tail
–S
= (4.00 mm) .157"
DIA Polyimide
Film Pick &
Place Pad
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max
= Tape & Reel
–TR
(2.54)
.100
(2.54)
.100
(4.45)
.175
No. of positions x (2.54) .100
+ (1.016) .040
(0.50)
.020
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
FILE NO. E111594
(6.00)
.236
(0.25)
.010
(1.40)
.055
(2.25)
.089
Note:
Some sizes, styles and
options are non-standard,
non-returnable.
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
FPGA 电路板设计怎样提高可靠性?
欢迎大家发言!...
eeleader FPGA/CPLD
一种具有恒功率控制的单级功率因数校正电路
一种具有恒功率控制的单级功率因数校正电路 摘要:提出了一种具有恒功率控制的单级功率因数校正电路。该电路功率因数校正级工作在电流断续模式,具有较低的总谐波畸变和较高的功率因数。该电路 ......
zbz0529 工业自动化与控制
转载------变压器同名端检测方法
325502325503 感觉很实用,分享下。 ...
lovelee 综合技术交流
如何进行GPS开发,需要什么设备?如何选择GPS模块和MCU
最近再研究GPS设备,但是不知道开发GPS需要什么样的开发板,如何选择GPS模块和MCU,有什么标准吗?有开发经验的指点一下,谢谢!...
wangxuguang150 嵌入式系统
收发器在接收端为什么要采用一个bitslip模块以及该模块的实现
RT。 采用了altlvds_tx和altlvds_rx核,在接收端串行转并行以后,采用了一个bitslip模块。好像完成了一个比特偏移的功能。 这里不是很明白为什么要采用bitslip,还有如果要自己用verilog来实 ......
robertslyh FPGA/CPLD
请大家帮忙
我刚注册的,不知道怎么得这个芯币哟,额!...
xzhxcf PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1650  148  393  1361  636  59  45  26  20  30 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved