74HC137
3-to-8 line decoder, demultiplexer with address latches;
inverting
Rev. 4 — 23 December 2015
Product data sheet
1. General description
The 74HC137 is a high-speed Si-gate CMOS device and is pin compatible with low power
Schottky TTL (LSTTL). The 74HC137 is specified in compliance with JEDEC
standard no. 7A.
The 74HC137 is a 3-to-8 line decoder, demultiplexer with latches at the three address
inputs (An). The 74HC137 essentially combines the 3-to-8 decoder function with a 3-bit
storage latch. When the latch is enabled (LE = LOW), the 74HC137 acts as a 3-to-8 active
LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present
at the inputs before this transition, is stored in the latches. Further address changes are
ignored as long as LE remains HIGH.
The output enable input (E1 and E2) controls the state of the outputs independent of the
address inputs or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH.
The 74HC137 is ideally suited for implementing non-overlapping decoders in 3-state
systems and strobed (stored address) applications in bus oriented systems.
2. Features and benefits
Combines 3-to-8 decoder with 3-bit latch
Multiple input enable for easy expansion or independent controls
Active LOW mutually exclusive outputs
Low-power dissipation
Complies with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Specified from
40 C
to +80
C
and from
40 C
to +125
C.
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74HC137D
74HC137DB
40 C
to +125
C
40 C
to +125
C
Name
SO16
SSOP16
Description
plastic small outline package; 16 leads;
body width 3.9 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
Version
SOT109-1
SOT338-1
Type number
Nexperia
74HC137
3-to-8 line decoder, demultiplexer with address latches; inverting
4. Functional diagram
Fig 1.
Functional diagram
Fig 2.
Logic symbol
Fig 3.
IEC logic symbol
74HC137
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 4 — 23 December 2015
©
2 of 19
Nexperia B.V. 2017. All rights reserved
Nexperia
74HC137
3-to-8 line decoder, demultiplexer with address latches; inverting
Fig 4.
Logic diagram
5. Pinning information
5.1 Pinning
Fig 5.
Pin configuration
74HC137
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 4 — 23 December 2015
©
3 of 19
Nexperia B.V. 2017. All rights reserved
Nexperia
74HC137
3-to-8 line decoder, demultiplexer with address latches; inverting
5.2 Pin description
Table 2.
Symbol
A0
A1
A2
LE
E1
E2
Y7
GND
Y6
Y5
Y4
Y3
Y2
Y1
Y0
V
CC
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Description
data input 0
data input 1
data input 2
latch enable input (active LOW)
data enable input 1 (active LOW)
data enable input 2 (active HIGH)
multiplexer output 7
ground (0 V)
multiplexer output 6
multiplexer output 5
multiplexer output 4
multiplexer output 3
multiplexer output 2
multiplexer output 1
multiplexer output 0
positive supply voltage
6. Functional description
6.1 Function table
Table 3.
Enable
LE
H
X
X
L
E1
L
H
X
L
E2
H
X
L
H
Function table
[1]
Input
A0
X
X
X
L
H
L
H
L
H
L
H
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care.
Output
A1
X
X
X
L
L
H
H
L
L
H
H
A2
X
X
X
L
L
L
L
H
H
H
H
Y0
stable
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
Y1
Y2
Y3
Y4
Y5
Y6
Y7
74HC137
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 4 — 23 December 2015
©
4 of 19
Nexperia B.V. 2017. All rights reserved
Nexperia
74HC137
3-to-8 line decoder, demultiplexer with address latches; inverting
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
Parameter
supply voltage
input diode current
output diode current
output source or sink current
supply current
ground current
storage temperature
power dissipation
Conditions
V
I
<
0.5
V or V
I
> V
CC
+ 0.5 V
V
O
<
0.5
V or V
O
> V
CC
+ 0.5 V
V
O
=
0.5
V to V
CC
+ 0.5 V
Min
0.5
-
-
-
-
50
65
Max
+7
20
20
25
50
-
+150
500
Unit
V
mA
mA
mA
mA
mA
C
mW
SO16 and SSOP16 packages
[1]
-
For SO16 package: P
tot
derates linearly with 8 mW/K above 70
C.
For SSOP14 packages: P
tot
derates linearly with 5.5 mW/K above 60
C.
8. Recommended operating conditions
Table 5.
Symbol
V
CC
V
I
V
O
t/V
Recommended operating conditions
Parameter
supply voltage
input voltage
output voltage
input transition rise and
fall rate
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
T
amb
ambient temperature
Conditions
Min
2.0
0
0
-
-
-
40
Typ
5.0
-
-
-
1.67
-
-
Max
6.0
V
CC
V
CC
625
139
83
+125
Unit
V
V
V
ns/V
ns/V
ns/V
C
74HC137
All information provided in this document is subject to legal disclaimers.
.
Product data sheet
Rev. 4 — 23 December 2015
©
5 of 19
Nexperia B.V. 2017. All rights reserved
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
