电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TMM-122-01-SM-S-RA-004

产品描述2MM TERMINAL STRIP
产品类别连接器    连接器   
文件大小421KB,共1页
制造商SAMTEC
官网地址http://www.samtec.com/
标准
下载文档 详细参数 全文预览

TMM-122-01-SM-S-RA-004概述

2MM TERMINAL STRIP

TMM-122-01-SM-S-RA-004规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称SAMTEC
Reach Compliance Codecompliant
Factory Lead Time2 weeks
其他特性POLARIZED
连接器类型BOARD CONNECTOR
联系完成配合GOLD
联系完成终止Tin (Sn) - with Nickel (Ni) barrier
触点性别MALE
触点材料NOT SPECIFIED
DIN 符合性NO
滤波功能NO
IEC 符合性NO
JESD-609代码e3
MIL 符合性NO
混合触点NO
安装方式RIGHT ANGLE
安装类型BOARD
装载的行数1
选件GENERAL PURPOSE
端子节距2 mm
端接类型SOLDER
触点总数21

文档预览

下载PDF文档
F-218 (Rev 10OCT17)
TMM–116–02–F–S
TMM–108–01–T–D
TMM–108–03–F–Q
(2.00 mm) .0787"
TMM–112–01–L–D–RA
TMM SERIES
LOW-PROFILE THROUGH-HOLE HEADER
SPECIFICATIONS
For complete specifications
see www.samtec.com?TMM
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Sn or Au over
50 µ" (1.27 µm) Ni
Current Rating (SMM/TMM):
3.2 A per row
(2 pins powered)
Operating Temp Range:
-55 °C to +105 °C with Tin;
-55 °C to +125 °C with Gold
Voltage Rating:
281 VAC mated with SQW;
250 VAC mated with SQT
RoHS Compliant:
Yes
Lead–Free Solderable:
Yes
Board Mates:
CLT, SQT, SQW, ESQT,
TLE, SMM, MMS
Cable Mates:
TCSD
Single, double
and quad row
Ultra-low profile
(1.50 mm) .059"
EXTENDED LIFE
PRODUCT
HIGH MATING
CYCLES
10 YEAR MFG
WITH 30 µ" GOLD
Note:
Some lengths, styles and
options are non-standard,
non-returnable.
APPLICATION
Choice
of five
lead styles
APPLICATIONS
SQT TMM
(2.00 mm)
.0787"
Retention Clip Option (–RC)
(2.00 mm)
.0787" pitch
HORIZONTAL
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
TMM
1
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
below.
LEAD
STYLE
– 01
PLATING
OPTION
ROW
OPTION
OTHER
OPTION
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Other platings
Contact Samtec.
01 thru 50
= Gold flash
on post,
Matte Tin on tail
–F
= Single Row
–S
Other Solutions
Press-fit
See PTT Series.
50
02
No. of positions x
(2.00) .0787
01
100
(1.97)
.078
A
B
C
–02
– 03
(3.94)
.155
Elevated
See TW Series.
01
99
200
– 04
– 05
– 06
High-
density
04
(3.20) (3.50)
.126 .138
(
8.20) (3.70) (3.00)
.323 .146 .118
(4.00) (2.70)
.158 .106
(5.69) (1.91)
.224 .075 (2.29)
(5.43) (1.65) .090
.214 .065
(9.58) (3.20) (4.88)
.377 .126 .192
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
= 30 µ" (0.76 µm)
Gold on post,
Matte Tin on tail
= Matte Tin
–L
= Double Row
–D
= Four Row
–Q
= Right-angle
(Lead Style
–01 only)
(2 positions
minimum, –Q
row)
–RA &
–RE
–S
–T
(3.05)
.120
(3.20)
.126
(2.00)
.0787
(1.27)
.050
(2.00).0787
–Q –RA
(3.05) .120
(3.20)
.126
= Retention Clip
(Mates with
TCSD)
(Double row only,
4 positions
minimum, only
available –06
lead style)
–RC
See TMMH Series.
(6.00)
.236
(8.00)
.315
01
197
= Polarized
Position
(Specify position
of omitted pin)
–“XXX”
Shrouded
Four Row
Vertical &
Right-Angle
–RC
(1.50)
.059
(2.00) .0787
(0.50) .020 SQ
(3.05)
.120
B
A
C
OPTION
(2.00)
.0787
D
(1.27)
.050
(3.56)
.140
See TMMS Series.
Paste In Hole (PIH) processing.
Contact Samtec ASP Group for
part customization.
– RA
–RE
D
–D
–Q
–RA & –RE
(2.00) .0787
–S
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
ATMEL9261在pb5.0下串口调试bootloader的问题
各位大侠好! 小弟最近正在调试9261在pb5.0下的bootloader,由于我的板子上没有以太网,所以只好选择用串口下载和调试.我已经在pb5.0里的Target->connectivity options->kernel service map设为:T ......
slaoliu 嵌入式系统
【有奖问答】Xilinx网络通信专题,赢取LX9 Microboard开发板!
活动名称:读专题 赢大奖!!!    Xilinx 网络通信 专题,赢取89美金LX9 Microboard开发板。活动时间:6月19日-7月18日 活动形式:读专题:https://www.eeworld.com.cn/Xili ......
EEWORLD社区 FPGA/CPLD
如何利用 PCB 分层堆叠控制 EMI 辐射【转】
解决EMI问题的办法很多,现代的EMI抑制方法包括:利用EMI抑制涂层、选用合适的EMI抑制零配件和EMI仿真设计等。本文从最基本的PCB布板出发,讨论PCB分层堆叠在控制EMI辐射中的作用和设计技巧。 ......
eric_wang PCB设计
屏蔽的微波PCB的共振预测
46979...
yuandayuan6999 PCB设计
请问FPGA可否输入负电平?
要检测一个峰峰值-1.5V~+1.5V的正弦信号的过零点(50KHz) 怕引起毛刺,不想加脉冲整形电路了 请问能否直接将-1.5V~+1.5V的正弦信号输入给FPGA的管脚,然后用高倍时钟采样判断过零点?...
godjohsn FPGA/CPLD
EEWORLD大学堂----小梅哥Intel SoC FPGA开发与应用培训课程
小梅哥Intel SoC FPGA开发与应用培训课程:https://training.eeworld.com.cn/course/5037SoC FPGA是什么,它有什么优势,如何使用SoC FPGA进行开发?听说SoC FPGA的开发涉及到了Linux操作、虚 ......
抛砖引玉 聊聊、笑笑、闹闹

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2172  1237  2767  2794  669  44  25  56  57  14 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved