电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT3822AC-1D-33EG

产品描述OSC PROG LVPECL 3.3V EN/DS SMD
产品类别无源元件   
文件大小271KB,共7页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT3822AC-1D-33EG概述

OSC PROG LVPECL 3.3V EN/DS SMD

SIT3822AC-1D-33EG规格参数

参数名称属性值
类型MEMS VCXO
可编程类型由 Digi-Key 编程(请在网站订购单中输入您需要的频率)
可用频率范围220MHz ~ 625MHz
功能启用/禁用
输出LVPECL
电压 - 电源3.3V
频率稳定度±10ppm
工作温度-20°C ~ 70°C
电流 - 电源(最大值)69mA
安装类型表面贴装
封装/外壳6-SMD,无引线
大小/尺寸0.276" 长 x 0.197" 宽(7.00mm x 5.00mm)
高度0.039"(1.00mm)
电流 - 电源(禁用)(最大值)35mA

文档预览

下载PDF文档
SiT3822
220-625 MHz High Performance Differential VCXO
The Smart Timing Choice
The Smart Timing Choice
Features
■ Any frequency between 220 MHz and 625 MHz accurate to 6 decimal
places
■ Widest pull range options: ±25, ±50, ±100, ±150, ±200, ±400, ±800,
±1600 ppm
■ Superior pull range linearity of ≤ 1%, 10 times better than quartz
■ < 1ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
■ Industrial and extended commercial temperature ranges
■ Industry-standard packages: 3.2 mm x 2.5 mm, 5.0 mm x 3.2 mm and
7.0 mm x 5.0 mm
■ For frequencies higher than 220 MHz, refer to SiT3821 datasheet
Applications
■ Ideal for SONET, Video, Instrumentation, Satellite applications
■ Telecom, networking, broadband
Electrical Characteristics
Parameter and Conditions
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220
-10
-25
-50
Operating Temperature Range
Start-up Time
Duty Cycle
Pull Range
Upper Control Voltage
Lower Control Voltage
Linearity
Frequency Change Polarity
Control Voltage Bandwidth (-3dB)
1-year Aging
10-year Aging
Supply Voltage
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Pk-Pk Output Voltage Swing
Rise/Fall Time
OE Enable/Disable Time
RMS Period Jitter
Vdd
Idd
I_OE
I_leak
I-driver
VOH
VOL
V_Swing
Tr, Tf
T_oe
T_jitt
T_use
T_start
DC
PR
VC_U
VC_L
Lin
V_BW
-1
-5
2.97
2.25
Vdd-1.1
Vdd-1.9
600
100
-40
-20
45
40
Typ.
Max.
625
+10
+25
+50
+85
+70
10
55
60
Unit
MHz
ppm
ppm
ppm
°C
°C
ms
%
%
ppm
V
V
V
%
+1
+5
3.63
2.75
69
35
1
30
Vdd-0.7
Vdd-1.5
1000
500
105
1.7
1.7
1.7
0.75
kHz
ppm
ppm
V
V
mA
mA
A
mA
V
V
mV
ps
ns
ps
ps
ps
ps
Contact SiTime for 16 kHz bandwidth
First year @25°C
Industrial
Extended Commercial
f = 220 to 312.5 MHz and f = 525 to 625 MHz
f = 420 to 500 MHz
See the last page for Absolute Pull Range, APR table
Vdd = 3.3V, Voltage at which maximum deviation is guaranteed
Vdd = 2.5V, Voltage at which maximum deviation is guaranteed
Voltage at which maximum deviation is guaranteed
Condition
For frequency coverage see last page
Inclusive of initial tolerance, operating temperature, rated power,
supply voltage and load change
LVPECL and LVDS, Common AC Characteristics
±25, ±50, ±100, ±150,
±200, ±400, ±800, ±1600
3
2.25
0
0.2
Positive Slope
8
3.3
2.5
61
800
300
1
1
1
0.5
3.1
2.3
0.1
1
LVPECL, DC and AC Characteristics
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = GND
OE = GND
Maximum average current drawn from OUT+ or OUT-
See Figure 1
See Figure 1
See Figure 1
20% to 80%
f = 220 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, Vdd = 3.3V or 2.5V
f = 156.25 MHz, Vdd = 3.3V or 2.5V
f = 212.5 MHz, Vdd = 3.3V or 2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdds
RMS Phase Jitter (random)
T_phj
SiTime Corporation
Rev. 1.3
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised October 6, 2014
FPGA控制DM9000A进行以太网数据收发的Verilog实现
FPGA控制DM9000A进行以太网数据收发的Verilog实现...
unbj FPGA/CPLD
如何在wince系统的PDA上 写usb摄像头驱动啊
要在wince 上面实现外置usb摄像头功能,如何才能实现 好多摄像头都没有提供wince下的驱动程序,是否要自己编写 思路要怎样?...
zhouzhaofu 嵌入式系统
搞MCU的耗时两周写了一个串口的MFC , 没有自己想的那么简单
本帖最后由 点创@布丁 于 2016-12-30 23:37 编辑 bg4.png 最近在做一个小产品,要是有个上位机的小软件 可以方便产品调试与测试。虽然以前从来没有从头到尾的做过这样的工作。可自己还 ......
点创@布丁 stm32/stm8
Create a flexible EDGE data receiver(Part 2)
EDGE data receiverA typical EDGE handset receiver consists of an RF front end, a mixed-signal portion, and a baseband receiver. The RF portion impacts the baseband receiver''s perf ......
fly 无线连接
无法识别的USB设备
我在万利开发板上改的JOYSTICKDEMO运行正常,移植到自己的板子上USB连不上,芯片用的是STM32F103T8U6,观察D+D-Pin可看到约1ms间隔的数据脉冲,互为反相,D+也通过1.5K电阻上拉到3.3V, ......
widb stm32/stm8
铁粉心滤波电感器的设计
铁粉心滤波电感器的设计...
zbz0529 PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2656  1413  804  2480  2428  46  38  48  54  10 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved