74LVC1G32
Single 2-input OR gate
Rev. 12 — 17 August 2018
Product data sheet
1. General description
The 74LVC1G32 provides one 2-input OR function.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices
as translators in mixed 3.3 V and 5 V applications.
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall time.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry
disables the output, preventing the damaging backflow current through the device when it is
powered down.
2. Features and benefits
•
•
•
Wide supply voltage range from 1.65 V to 5.5 V
High noise immunity
Complies with JEDEC standard:
•
JESD8-7 (1.65 V to 1.95 V)
•
JESD8-5 (2.3 V to 2.7 V)
•
JESD8-B/JESD36 (2.7 V to 3.6 V)
ESD protection:
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V
±24 mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
•
•
•
•
•
•
•
•
Nexperia
74LVC1G32
Single 2-input OR gate
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC1G32GW
74LVC1G32GV
74LVC1G32GM
74LVC1G32GF
74LVC1G32GN
74LVC1G32GS
74LVC1G32GX
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
Name
TSSOP5
SC-74A
XSON6
XSON6
XSON6
XSON6
X2SON5
Description
plastic thin shrink small outline package;
5 leads; body width 1.25 mm
plastic surface-mounted package; 5 leads
plastic extremely thin small outline package;
no leads; 6 terminals; body 1 × 1.45 × 0.5 mm
plastic extremely thin small outline package;
no leads; 6 terminals; body 1 × 1 × 0.5 mm
extremely thin small outline package; no leads;
6 terminals; body 0.9 × 1.0 × 0.35 mm
extremely thin small outline package; no leads;
6 terminals; body 1.0 × 1.0 × 0.35 mm
X2SON5: plastic thermal enhanced extremely
thin small outline package; no leads;
5 terminals; body 0.8 × 0.8 × 0.35 mm
Version
SOT353-1
SOT753
SOT886
SOT891
SOT1115
SOT1202
SOT1226
4. Marking
Table 2. Marking
Type number
74LVC1G32GW
74LVC1G32GV
74LVC1G32GM
74LVC1G32GF
74LVC1G32GN
74LVC1G32GS
74LVC1G32GX
[1]
Marking code
[1]
VG
V32
VG
VG
VG
VG
VG
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
1
2
B
A
Y
mna164
4
1
2
B
≥1
4
A
Y
mna166
mna165
Fig. 1.
Logic symbol
Fig. 2.
IEC logic symbol
Fig. 3.
Logic diagram
74LVC1G32
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 12 — 17 August 2018
2 / 17
Nexperia
74LVC1G32
Single 2-input OR gate
6. Pinning information
6.1. Pinning
74LVC1G32
B
74LVC1G32
1
6
V
CC
B
A
GND
1
2
3
001aab640
5
V
CC
A
2
5
n.c.
4
Y
GND
3
4
Y
001aab641
Fig. 4.
Pin configuration SOT353-1 (TSSOP5) and
SOT753 (SC-74A)
74LVC1G32
B
A
GND
1
2
3
6
5
4
V
CC
n.c.
Y
Transparent top view
Fig. 5.
Pin configuration SOT886 (XSON6)
74LVC1G32
B 1
3
GND
A
2
4
aaa-003026
5
V
CC
001aaf000
Y
Transparent top view
Fig. 6.
Pin configuration SOT891, SOT1115 and
SOT1202 (XSON6)
Transparent top view
Fig. 7.
Pin configuration SOT1226 (X2SON5)
6.2. Pin description
Table 3. Pin description
Symbol
Pin
TSSOP5, SC-74A and X2SON5
B
A
GND
Y
n.c.
V
CC
1
2
3
4
-
5
XSON6
1
2
3
4
5
6
data input
data input
ground (0 V)
data output
not connected
supply voltage
Description
74LVC1G32
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 12 — 17 August 2018
3 / 17
Nexperia
74LVC1G32
Single 2-input OR gate
7. Functional description
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level
Input
A
L
L
H
H
B
L
H
L
H
Output
Y
L
H
H
H
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
P
tot
T
stg
[1]
[2]
Conditions
V
I
< 0 V
[1]
V
O
> V
CC
or V
O
< 0 V
Active mode
Power-down mode; V
CC
= 0 V
V
O
= 0 V to V
CC
[1]
[1]
Min
-0.5
-50
-0.5
-
-0.5
-0.5
-
-
-100
Max
+6.5
-
+6.5
±50
V
CC
+ 0.5
+6.5
±50
100
-
250
+150
Unit
V
mA
V
mA
V
V
mA
mA
mA
mW
°C
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
total power dissipation
storage temperature
T
amb
= -40 °C to +125 °C
[2]
-
-65
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For TSSOP5 and SC-74A packages: above 87.5 °C the value of P
tot
derates linearly with 4.0 mW/K.
For XSON6 and X2SON5 packages: above 118 °C the value of P
tot
derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 6. Recommended operating conditions
Symbol Parameter
Conditions
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.65 V to 2.7 V
V
CC
= 2.7 V to 5.5 V
Active mode
V
CC
= 0 V; Power-down mode
Min
1.65
0
0
0
-40
-
-
Typ
-
-
-
-
-
-
-
Max
5.5
5.5
V
CC
5.5
+125
20
10
Unit
V
V
V
V
°C
ns/V
ns/V
74LVC1G32
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 12 — 17 August 2018
4 / 17
Nexperia
74LVC1G32
Single 2-input OR gate
10. Static characteristics
Table 7. Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
IH
HIGH-level
input voltage
Conditions
Min
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
IL
LOW-level input V
CC
= 1.65 V to 1.95 V
voltage
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
OH
HIGH-level
output voltage
V
I
= V
IH
or V
IL
I
O
= -100 μA;
V
CC
= 1.65 V to 5.5 V
I
O
= -4 mA; V
CC
= 1.65 V
I
O
= -8 mA; V
CC
= 2.3 V
I
O
= -12 mA; V
CC
= 2.7 V
I
O
= -24 mA; V
CC
= 3.0 V
I
O
= -32 mA; V
CC
= 4.5 V
V
OL
LOW-level
output voltage
V
I
= V
IH
or V
IL
I
O
= 100 μA;
V
CC
= 1.65 V to 5.5 V
I
O
= 4 mA; V
CC
= 1.65 V
I
O
= 8 mA; V
CC
= 2.3 V
I
O
= 12 mA; V
CC
= 2.7 V
I
O
= 24 mA; V
CC
= 3.0 V
I
O
= 32 mA; V
CC
= 4.5 V
I
I
I
OFF
I
CC
ΔI
CC
C
I
[1]
-40 °C to +85 °C
Typ
[1]
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
±0.1
±0.1
0.1
5
5
Max
-
-
-
-
0.35 × V
CC
0.7
0.8
0.3 × V
CC
-
-
-
-
-
-
0.10
0.45
0.30
0.40
0.55
0.55
±1
±2
4
500
-
0.65 × V
CC
1.7
2.0
0.7 × V
CC
-
-
-
-
V
CC
- 0.1
1.2
1.9
2.2
2.3
3.8
-
-
-
-
-
-
-
-
-
-
-
-40 °C to +125 °C
Min
0.65 × V
CC
1.7
2.0
0.7 × V
CC
-
-
-
-
V
CC
- 0.1
0.95
1.7
1.9
2.0
3.4
-
-
-
-
-
-
-
-
-
-
-
Max
-
-
-
-
0.7
0.8
Unit
V
V
V
V
V
V
0.35 × V
CC
V
0.3 × V
CC
V
-
-
-
-
-
-
0.10
0.70
0.45
0.60
0.80
0.80
±1
±2
4
500
-
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
μA
μA
pF
input leakage
current
V
I
= 5.5 V or GND;
V
CC
= 0 V to 5.5 V
power-off
V
CC
= 0 V; V
I
or V
O
= 5.5 V
leakage current
supply current
additional
supply current
input
capacitance
V
I
= 5.5 V or GND; I
O
= 0 A;
V
CC
= 1.65 V to 5.5 V
per pin; V
CC
= 2.3 V to 5.5 V;
V
I
= V
CC
- 0.6 V; I
O
= 0 A
V
CC
= 3.3 V; V
I
= GND to V
CC
All typical values are measured at V
CC
= 3.3 V and T
amb
= 25 °C.
74LVC1G32
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 12 — 17 August 2018
5 / 17
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
