电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74ACTQ573QSC

产品描述IC LATCH OCTAL 3STATE 20QSOP
产品类别半导体    逻辑   
文件大小123KB,共12页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
标准
下载文档 详细参数 选型对比 全文预览

74ACTQ573QSC在线购买

供应商 器件名称 价格 最低购买 库存  
74ACTQ573QSC - - 点击查看 点击购买

74ACTQ573QSC概述

IC LATCH OCTAL 3STATE 20QSOP

74ACTQ573QSC规格参数

参数名称属性值
逻辑类型D 型透明锁存器
电路8:8
输出类型三态
电压 - 电源4.5 V ~ 5.5 V
独立电路1
延迟时间 - 传播6.5ns
电流 - 输出高,低24mA,24mA
工作温度-40°C ~ 85°C
安装类型表面贴装
封装/外壳20-LSSOP(0.154",3.90mm 宽)
供应商器件封装20-QSOP

文档预览

下载PDF文档
74ACQ573 • 74ACTQ573 Quiet Series Octal Latch with 3-STATE Outputs
January 1990
Revised October 2000
74ACQ573 • 74ACTQ573
Quiet Series
Octal Latch with 3-STATE Outputs
General Description
The ACQ/ACTQ573 is a high-speed octal latch with buff-
ered common Latch Enable (LE) and buffered common
Output Enable (OE) inputs. The ACQ/ACTQ573 is func-
tionally identical to the ACQ/ACTQ373 but with inputs and
outputs on opposite sides of the package. The ACQ/ACTQ
utilizes Fairchild’s Quiet Series
technology to guarantee
quiet output switching and improved dynamic threshold
performance. FACT Quiet Series
features GTO
output
control and undershoot corrector in addition to a split
ground bus for superior performance.
Features
s
I
CC
and I
OZ
reduced by 50%
s
Guaranteed simultaneous switching noise level and
dynamic threshold performance
s
Guaranteed pin-to-pin skew AC performance
s
Improved latch-up immunity
s
Inputs and outputs on opposite sides of package allow
easy interface with microprocessors
s
Outputs source/sink 24 mA
Ordering Code:
Order Number
74ACQ573SC
74ACQ573SJ
74ACQ573MTC
74ACQ573PC
74ACTQ573SC
74ACTQ573SJ
74ACTQ573QSC
74ACTQ573MTC
74ACTQ573PC
Package Number
M20B
M20D
MTC20
N20A
M20B
M20D
MQA20
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names
D
0
–D
7
LE
OE
O
0
–O
7
Description
Data Inputs
Latch Enable Input
3-STATE Output Enable Input
3-STATE Latch Outputs
FACT, Quiet Series, FACT Quiet Series, and GTO are trademarks of Fairchild Semiconductor Corporation
© 2000 Fairchild Semiconductor Corporation
DS010633
www.fairchildsemi.com

74ACTQ573QSC相似产品对比

74ACTQ573QSC 74ACTQ573PC
描述 IC LATCH OCTAL 3STATE 20QSOP IC LATCH OCTAL 3STATE 20DIP
逻辑类型 D 型透明锁存器 D 型透明锁存器
电路 8:8 8:8
输出类型 三态 三态
电压 - 电源 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V
独立电路 1 1
延迟时间 - 传播 6.5ns 6.5ns
电流 - 输出高,低 24mA,24mA 24mA,24mA
工作温度 -40°C ~ 85°C -40°C ~ 85°C
安装类型 表面贴装 通孔
封装/外壳 20-LSSOP(0.154",3.90mm 宽) 20-DIP(0.300",7.62mm)
供应商器件封装 20-QSOP 20-PDIP

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 209  1678  533  2014  2412  8  55  42  48  5 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved