74VCXH16374 Low Voltage 16-Bit D-Type Flip-Flops with Bushold
January 2000
Revised June 2005
74VCXH16374
Low Voltage 16-Bit D-Type Flip-Flops with Bushold
General Description
The VCXH16374 contains sixteen non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and output enable (OE) are common to
each byte and can be shorted together for full 16-bit opera-
tion.
The VCXH16374 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The 74VCXH16374 is designed for low voltage (1.4V to
3.6V) V
CC
applications with output compatibility up to 3.6V.
The 74VCXH16374 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s
1.4V to 3.6V V
CC
supply operation
s
3.6V tolerant control inputs and outputs
s
Bushold on data inputs eliminates the need for external
pull-up/pull-down resistors
s
t
PD
3.0 ns max for 3.0V to 3.6V V
CC
s
Static Drive (I
OH
/I
OL
)
r
24 mA @ 3.0V V
CC
s
Uses patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 300 mA
s
ESD performance:
Human body model
!
2000V
Machine model
!
200V
s
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA) (Preliminary)
Ordering Code:
Order Number
74VCXH16374GX
(Note 1)
74VCXH16374MTD
(Note 2)
Package Number
BGA54A
(Preliminary)
MTD48
Package Descriptions
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
[TAPE and REEL]
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1:
BGA package available in Tape and Reel only.
Note 2:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
© 2005 Fairchild Semiconductor Corporation
DS500228
www.fairchildsemi.com
74VCXH16374
Connection Diagrams
Pin Assignment for TSSOP
Pin Descriptions
Pin Names
OE
n
CP
n
I
0
–I
15
O
0
–O
15
NC
Description
Output Enable Input (Active LOW)
Clock Pulse Input
Bushold Inputs
Outputs
No Connect
FBGA Pin Assignments
1
A
B
C
D
E
F
G
H
J
O
0
O
2
O
4
O
6
O
8
O
10
O
12
O
14
O
15
2
NC
O
1
O
3
O
5
O
7
O
9
O
11
O
13
NC
3
OE
1
NC
V
CC
GND
GND
GND
V
CC
NC
OE
2
4
CP
1
NC
V
CC
GND
GND
GND
V
CC
NC
CP
2
5
NC
I
1
I
3
I
5
I
7
I
9
I
11
I
13
NC
6
I
0
I
2
I
4
I
6
I
8
I
10
I
12
I
14
I
15
Truth Tables
Inputs
Pin Assignment for FBGA
CP
1
Outputs
I
0
–I
7
H
L
X
X
O
0
–O
7
H
L
O
0
Z
Outputs
I
8
–I
15
H
L
X
X
O
8
–O
15
H
L
O
0
Z
OE
1
L
L
L
H
Inputs
CP
2
L
X
L
X
OE
2
L
L
L
H
(Top Thru View)
H
L
X
Z
O
0
HIGH Voltage Level
LOW Voltage Level
Immaterial (HIGH or LOW, control inputs may not float)
High Impedance
Previous O
0
before HIGH-to-LOW of CP
www.fairchildsemi.com
2
74VCXH16374
Functional Description
The 74VCXH16374 consists of sixteen edge-triggered
flip-flops with individual D-type inputs and 3-STATE true
outputs. The device is byte controlled with each byte func-
tioning identically, but independent of the other. The control
pins can be shorted together to obtain full 16-bit operation.
Each clock has a buffered clock and buffered Output
Enable common to all flip-flops within that byte. The
description which follows applies to each byte. Each
flip-flop will store the state of their individual I inputs that
meet the setup and hold time requirements on the
LOW-to-HIGH Clock (CP
n
) transition. With the Output
Enable (OE
n
) LOW, the contents of the flip-flops are avail-
able at the outputs. When OE
n
is HIGH, the outputs go to
the high impedance state. Operations of the OE
n
input
does not affect the state of the flip-flops.
Logic Diagram
Byte 1 (0:7)
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
74VCXH16374
Absolute Maximum Ratings
(Note 3)
Supply Voltage (V
CC
)
DC Input Voltage (V
I
)
OE
n
, CP
n
I
0
– I
15
Output Voltage (V
O
)
Outputs 3-STATED
Outputs Active (Note 4)
DC Input Diode Current (I
IK
)
V
I
0V
DC Output Diode Current (I
OK
)
V
O
0V
V
O
!
V
CC
DC Output Source/Sink Current
(I
OH
/I
OL
)
DC V
CC
or GND Current per
Supply Pin (I
CC
or GND)
Storage Temperature Range (T
STG
)
0.5V to
4.6V
0.5V to 4.6V
0.5V to V
CC
0.5V
0.5V to
4.6V
0.5V to V
CC
0.5V
50 mA
50 mA
50 mA
r
50 mA
r
100 mA
65
q
C to
150
q
C
Recommended Operating
Conditions
(Note 5)
Power Supply
Operating
Input Voltage
Output Voltage (V
O
)
Output in Active States
Output in “OFF” State
Output Current in I
OH
/I
OL
V
CC
V
CC
V
CC
V
CC
3.0V to 3.6V
2.3V to 2.7V
1.65V to 2.3V
1.4V to 1.6V
0V to V
CC
0.0V to 3.6V
1.4V to 3.6V
0.3V to V
CC
Free Air Operating Temperature (T
A
)
Minimum Input Edge Rate (
'
t/
'
V)
V
IN
0.8V to 2.0V, V
CC
3.0V
r
24 mA
r
18 mA
r
6 mA
r
2 mA
40
q
C to
85
q
C
10 ns/V
Note 3:
The Absolute Maximum Ratings are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the Absolute Maximum Rat-
ings. The “Recommended Operating Conditions” table will define the condi-
tions for actual device operation.
Note 4:
I
O
Absolute Maximum Rating must be observed.
Note 5:
Floating or unused control inputs must be held HIGH or LOW.
DC Electrical Characteristics
Symbol
V
IH
Parameter
HIGH Level Input Voltage
Conditions
V
CC
(V)
2.7 - 3.6
2.3 - 2.7
1.65 - 2.3
1.4 - 1.6
V
IL
LOW Level Input Voltage
2.7 - 3.6
2.3 - 2.7
1.65 - 2.3
1.4 - 1.6
V
OH
HIGH Level Output Voltage
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
I
OH
Min
2.0
1.6
0.65 x V
CC
0.65 x V
CC
0.8
0.7
1.35 x V
CC
1.35 x V
CC
V
CC
- 0.2
2.2
2.4
2.2
V
CC
- 0.2
2.0
1.8
1.7
V
CC
- 0.2
1.25
V
CC
- 0.2
1.05
V
V
V
Max
Units
100
P
A
12 mA
18 mA
24 mA
100
P
A
6 mA
12 mA
18 mA
100
P
A
6 mA
100
P
A
2 mA
2.7 - 3.6
2.7
3.0
3.0
2.3 - 2.7
2.3
2.3
2.3
1.65 - 2.3
1.65
1.4 - 1.6
1.4
www.fairchildsemi.com
4
74VCXH16374
DC Electrical Characteristics
Symbol
V
OL
Parameter
LOW Level Output Voltage
(Continued)
V
CC
(V)
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
I
OL
100
P
A
12 mA
18 mA
24 mA
100
P
A
12 mA
18 mA
100
P
A
6 mA
100
P
A
2 mA
V
CC
or GND
0.8V
2.0V
0.7V
1.6V
0.57V
1.07V
2.7 - 3.6
2.7
3.0
3.0
2.3 - 2.7
2.3
2.3
1.65 - 2.3
1.65
1.4 - 1.6
1.4
2.7 - 3.6
2.7 - 3.6
3.0
3.0
2.3
2.3
1.65
1.65
3.6
3.6
2.7
2.7
1.95
1.95
1.4 - 3.6
0
1.4 - 3.6
1.4 - 3.6
2.7 - 3.6
75.0
0.2
0.4
0.4
0.55
0.2
0.4
0.6
0.2
0.3
0.2
0.35
V
Conditions
Min
Max
Units
I
I
I
I(HOLD)
Input Leakage Current
Bushold Input Minimum
Drive Hold Current
Control Pins
Data Pins
0
d
V
I
d
3.6V
V
I
V
IN
V
IN
V
IN
V
IN
V
IN
V
IN
r
5.0
r
5.0
75.0
45.0
P
A
45.0
25.0
P
A
25.0
450
I
I(OD)
Bushold Input Over-Drive
Current to Change State
(Note 6)
(Note 7)
(Note 6)
(Note 7)
(Note 6)
(Note 7)
450
300
300
200
P
A
200
r
10.0
10.0
20.0
I
OZ
I
OFF
I
CC
3-STATE Output Leakage
Power-OFF Leakage Current
Quiescent Supply Current
Increase in I
CC
per Input
0
d
V
O
d
3.6V
V
I
V
I
V
IH
V
IH
or V
IL
V
CC
or GND
V
CC
0.6V
0
d
(V
O
)
d
3.6V
V
CC
d
(V
O
)
d
3.6V (Note 8)
P
A
P
A
P
A
P
A
P
A
r
20.0
750
'
I
CC
Note 6:
An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 7:
An external driver must sink at least the specified current to switch from HIGH-to-LOW.
Note 8:
Outputs disabled or 3-STATE only.
5
www.fairchildsemi.com
工业自动化与控制
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
