电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74VCXH16244MTD

产品描述IC BUF NON-INVERT 3.6V 48TSSOP
产品类别半导体    逻辑   
文件大小157KB,共10页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
标准
下载文档 详细参数 选型对比 全文预览

74VCXH16244MTD在线购买

供应商 器件名称 价格 最低购买 库存  
74VCXH16244MTD - - 点击查看 点击购买

74VCXH16244MTD概述

IC BUF NON-INVERT 3.6V 48TSSOP

74VCXH16244MTD规格参数

参数名称属性值
逻辑类型缓冲器,非反向
元件数4
每元件位数4
输出类型三态
电流 - 输出高,低24mA,24mA
电压 - 电源1.2 V ~ 3.6 V
工作温度-40°C ~ 85°C(TA)
安装类型表面贴装
封装/外壳48-TFSOP(0.240",6.10mm 宽)
供应商器件封装48-TSSOP

文档预览

下载PDF文档
74VCXH16244 Low Voltage 16-Bit Buffer/Line Driver with Bushold
November 1999
Revised June 2005
74VCXH16244
Low Voltage 16-Bit Buffer/Line Driver with Bushold
General Description
The VCXH16244 contains sixteen non-inverting buffers
with 3-STATE outputs to be employed as a memory and
address driver, clock driver, or bus oriented transmitter/
receiver. The device is nibble (4-bit) controlled. Each nibble
has separate 3-STATE control inputs which can be shorted
together for full 16-bit operation.
The VCXH16244 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The 74VCXH16244 is designed for low voltage (1.2V to
3.6V) V
CC
applications with output capability up to 3.6V.
The 74VCXH16244 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s
1.2V to 3.6V V
CC
supply operation
s
3.6V tolerant control inputs and outputs
s
Bushold on data inputs eliminating the need for external
pull-up/pull-down resistors
s
t
PD
2.5 ns max for 3.0V to 3.6V V
CC
s
Static Drive (I
OH
/I
OL
)
r
24 mA @ 3.0V V
CC
s
Uses patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 300 mA
s
ESD performance:
Human body model
!
2000V
Machine model
!
200V
s
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA) (Preliminary)
Ordering Code:
Order Number
74VCXH16244G
(Note 1)(Note 2)
74VCXH16244MTD
(Note 2)
Package Number
BGA54A
(Preliminary)
MTD48
Package Description
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1:
Ordering Code “G” indicates Tray.
Note 2:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
© 2005 Fairchild Semiconductor Corporation
DS500230
www.fairchildsemi.com

74VCXH16244MTD相似产品对比

74VCXH16244MTD 74VCXH16244MTDX
描述 IC BUF NON-INVERT 3.6V 48TSSOP IC BUF NON-INVERT 3.6V 48TSSOP
逻辑类型 缓冲器,非反向 缓冲器,非反向
元件数 4 4
每元件位数 4 4
输出类型 三态 三态
电流 - 输出高,低 24mA,24mA 24mA,24mA
电压 - 电源 1.2 V ~ 3.6 V 1.2 V ~ 3.6 V
工作温度 -40°C ~ 85°C(TA) -40°C ~ 85°C(TA)
安装类型 表面贴装 表面贴装
封装/外壳 48-TFSOP(0.240",6.10mm 宽) 48-TFSOP(0.240",6.10mm 宽)
供应商器件封装 48-TSSOP 48-TSSOP

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 989  2782  2815  906  691  20  57  19  14  54 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved