电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SI5350A-B07552-GM

产品描述ANY FREQUENCY, ANY OUTPUT, XTAL
产品类别半导体    模拟混合信号IC   
文件大小54KB,共2页
制造商Silicon Laboratories Inc
下载文档 全文预览

SI5350A-B07552-GM在线购买

供应商 器件名称 价格 最低购买 库存  
SI5350A-B07552-GM - - 点击查看 点击购买

SI5350A-B07552-GM概述

ANY FREQUENCY, ANY OUTPUT, XTAL

文档预览

下载PDF文档
Si5350/51-B
Factory-Programmable Any-Frequency CMOS Clock Generator
Description
The Si5350/51 family of highly flexible, programmable
clock generators can be customized to generate up to
eight independent non-integer-related frequencies. The
devices have eight CMOS clock outputs offered in a
space saving 4x4 mm 20-QFN or lower cost three clock
output versions offered in a 10-MSOP package. Each
output has an independent MultiSynth™ fractional
divider that accepts a high-frequency reference from
one of the device’s internal PLLs and accurately divides
down the clock to generate unique, non-integer-related
frequencies from 2.5 kHz to 200 MHz. Any combination
of output frequencies can be generated by the device.
All clocks are generated with 0 ppm frequency
synthesis error, enabling the replacement of XOs and
PLL-based clocks while simplifying design and
minimizing cost. As an added feature, the Si5350/51
features an integrated VCXO which eliminates the need
for pullable crystals. The Si5350 features configurable
control pin options allowing the direct pin control of
frequency select, output enable, spread spectrum
enable and powerdown. Each output supports 1.8, 2.5,
or 3.3 V operation, eliminating the need for external
level translators in mixed-supply applications.
Features
-
Generates any frequency on any output
-
2.5 kHz to 200 MHz
-
Exact clock synthesis: 0 ppm error
-
Similar frequency flexibility as 8 independent PLLs
-
Accepts crystal or external reference clock
-
< 70 ps typical period jitter for any configuration
-
Glitchless switching between output frequencies
-
Integrated VCXO eliminates need for pullable
crystal
-
Si5350 (pin) and Si5351 (I
2
C) versions
-
User-definable control pins:
-
Frequency select, output enable, spread spectrum
enable, powerdown
-
Spread spectrum clock generation
-
–0.1 to –2.5% down, ±0.1 to ±1.5% center
-
Two week sample lead time for any custom clock
-
Small size: 4x4 mm 20-QFN and 10-MSOP
-
Industrial temperature range: –40 to +85
Applications
-
-
-
-
-
-
-
-
HDTV, DVD/Blu-ray, set-top box
Audio/video equipment, gaming
Printers, scanners, projectors
Audio DAC/CODEC
USB Audio
Residential gateways
Networking/communication
Servers, storage
VDD
MultiSynth
0
MultiSynth
1
MultiSynth
2
MultiSynth
3
20-QFN
VDDOA
R0
R1
R2
R3
R4
R5
R6
R7
CLK0
CLK1
VDDOB
CLK2
CLK3
VDDOC
CLK4
CLK5
VDDOD
CLK6
CLK7
XA
10-MSOP
VDD
VDDO
XB
OSC
PLL
A
XA
OSC
XB
PLL
A
MultiSynth
0
R0
CLK0
PLL
B
PLL
B
P0
P1
Control
Logic
MultiSynth
1
R1
CLK1
P0
P1
MultiSynth
4
Control
Logic
MultiSynth
5
MultiSynth
6
MultiSynth
7
GND
MultiSynth
2
R2
CLK2
P2
P3
GND
P4
Copyright © 2015 by Silicon Laboratories
7.15.15
单电源转双电源
各位大侠: 本人正在做一设计,用2节锂电池供电,需要将此电源装换成正负双电源。我的想法是这样子的。望各位大侠指点。 图中三极管之前的部分是在网上看到的电路,555的3脚输 ......
leid333 电源技术
如何读懂电路图精品资源推荐五、看懂手机电路图
如何读懂电路图精品资源推荐五、看懂手机电路图 一张电路图通常有几十乃至几百个元器件,它们的连线纵横交叉,形式变化多端,初学者往往不知道该从什么地方开始,怎样才能读懂它。其实电 ......
tiankai001 下载中心专版
引用一下
短信息控制。只要用TEXT模式就可以了。/******************************短消息命令*******************************************// AT+CSMS 选择消息业务AT+CSMS=0 // SMS 的AT 命 ......
uyue 单片机
AVR单片机软硬件设计入门教程-ppt.rar
本帖最后由 paulhyde 于 2014-9-15 03:00 编辑 ...
liu5013 电子竞赛
&quot;硬件测试工程师&quot;主要是干什么的?发展前途如何?
我应聘了一个通信公司的这个职位,但对这个职位的具体工作不是很了解,有知道的给我讲讲吧,先谢谢了!...
pxy94 单片机
USB2.0和USB3.0协议标准
看到有坛友发表了USB传输数据的帖子,我把手头上USB的协议标准,发出来作为补充。都是英文官版...
wstt FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 917  110  2407  1676  2160  58  18  47  16  5 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved