9-BIT LATCH
WITH PARITY
SY10E175
SY100E175
FEATURES
s
9-bit latch
s
Extended 100E V
EE
range of –4.2V to –5.5V
s
s
s
s
Parity detection/generation
800ps max. D to Output
Reset
Internal 75K
Ω
input pull-down resistors
DESCRIPTION
The SY10/100E175 are 9-bit latches. They also feature
a tenth latched output (ODDPAR) which is formed as the
odd parity of the nine data inputs (ODDPAR is HIGH if
an odd number of the inputs are HIGH).
The E175 can also be used to generate byte parity by
using D
8
as the parity-type select (L = even parity, H =
odd parity) and using ODDPAR as the byte parity output.
The LEN pin latches the data when asserted with a
logical high and makes the latch transparent when placed
at a logic low level.
s
Fully compatible with Motorola MC10E/100E175
s
Available in 28-pin PLCC package
BLOCK DIAGRAM
D
0
D
EN
R
Q
Q
0
PIN CONFIGURATION
D
8
V
CCO
Q
8
Q
7
V
CCO
D
5
D
6
D
7
25 24 23 22 21 20 19
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
Q
6
Q
5
V
CC
Q
4
Q
3
V
CCO
Q
2
bits
1–7
D
4
D
3
V
EE
D
8
D
EN
R
Q
Q
8
LEN
MR
D
2
TOP VIEW
PLCC
J28-1
16
15
14
13
12
D
1
V
CCO
ODDPAR
Q
0
D
EN
R
LEN
MR
Q
ODDPAR
PIN NAMES
Pin
D
0
– D
8
LEN
MR
Q
0
– Q
8
ODDPAR
V
CCO
Data Inputs
Latch Enable
Master Reset
Data Outputs
Parity Output
V
CC
to Output
Function
V
CCO
Q
1
Rev.: C
D
0
Amendment: /1
1
Issue Date: February, 1998
Micrel
SY10E175
SY100E175
TRUTH TABLE
D
H
L
X
X
LEN
L
L
H
X
MR
L
L
L
H
Q
H
L
Q
0
L
ODDPAR
H if odd no. of D
n
HIGH
H if odd no. of D
n
HIGH
Q
0
L
DC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= 0
°
C
Symbol
I
IH
I
EE
Parameter
Input HIGH Current
Power Supply Current
10E
100E
—
—
110
110
132
132
—
—
110
110
132
132
—
—
110
127
132
152
Min.
—
Typ.
—
Max.
150
Min.
—
T
A
= +25
°
C
Typ.
—
Max.
150
—
T
A
= +85
°
C
Min.
Typ.
—
Max.
150
Unit
µA
mA
Condition
—
—
AC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= 0
°
C
Symbol
t
PLH
t
PHL
Parameter
Propagation Delay to Output
D to Q
D to ODDPAR
LEN to Q
LEN to ODDPAR
MR to Q (t
PHL
)
MR to ODDPAR (t
PHL
)
Set-up Time
D (Q)
D (ODDPAR)
Hold Time
D (Q)
D (ODDPAR)
Reset Recovery Time
Within-Device Skew
LEN, MR
D to Q
D to ODDPAR
Rise/Fall Times
20–80%
Min.
450
850
525
525
525
525
275
900
175
–300
850
—
—
—
300
Typ.
600
1150
700
700
700
700
100
700
–100
–700
600
75
75
200
500
Max.
800
1450
900
900
900
900
—
—
—
—
—
—
—
—
800
T
A
= +25
°
C
Min.
450
850
525
525
525
525
275
900
175
–300
850
—
—
—
300
Typ.
600
1150
700
700
700
700
—
—
—
—
600
75
75
200
500
Max.
800
1450
900
900
900
900
—
—
—
—
—
—
—
—
800
T
A
= +85
°
C
Min.
450
850
525
525
525
525
275
900
175
–300
850
—
—
—
300
Typ.
600
1150
700
700
700
700
—
—
—
—
600
75
75
200
500
Max.
800
1450
900
900
900
900
ps
—
—
ps
—
—
—
—
—
—
800
ps
—
ps
ps
—
1
—
—
Unit
ps
Condition
—
t
S
t
H
t
RR
t
skew
t
r
t
f
NOTE:
1. Within-device skew is defined as identical transitions on similar paths
through a device.
PRODUCT ORDERING CODE
Ordering
Code
SY10E175JC
SY10E175JCTR
SY100E175JC
SY100E175JCTR
2
Package
Type
J28-1
J28-1
J28-1
J28-1
Operating
Range
Commercial
Commercial
Commercial
Commercial
Micrel
SY10E175
SY100E175
MICREL-SYNERGY
TEL
3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
FAX
+ 1 (408) 980-9191
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
4
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
