3-BIT DIFFERENTIAL
FLIP-FLOP
SY10E431
SY100E431
FEATURES
s
Differential D, clock and Q
s
Extended 100E V
EE
range of –4.2V to –5.5V
s
V
BB
output for single-ended use
s
1100MHz min. toggle frequency
s
Edge-triggered asynchronous set and reset
s
Fully compatible with Motorola MC10E/100E431
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E431 are 3-bit flip-flops with differential
clock, data input and data output.
The asynchronous Set and Reset controls are edge-
triggered rather than level controlled. This allows the user
to rapidly set or reset the flip-flop and then continue
clocking at the next clock edge without the necessity of
de-asserting the set/reset signal (as would be the case
with a level controlled set/reset).
The E431 is also designed with larger internal swings,
an approach intended to minimize the time spent crossing
the threshold region and thus reduces the metastability
susceptibility window.
BLOCK DIAGRAM
S
0
D
0
D
0
CLK
0
CLK
0
R
0
S
1
D
1
D
1
CLK
1
CLK
1
R
1
S
2
D
S
Q
Q
R
Q
1
Q
1
D
S
Q
Q
R
Q
0
PIN CONFIGURATION
CLK
2
CLK
2
D
2
V
BB
D
2
R
2
Q
0
25 24 23 22 21 20 19
CLK
1
CLK
1
R
1
V
EE
S
1
D
1
D
1
S
2
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
TOP VIEW
PLCC
J28-1
16
15
14
13
12
Q
2
Q
2
V
CC
Q
1
Q
1
Q
0
Q
0
CLK
0
CLK
0
D
0
D
0
D
2
D
2
CLK
2
CLK
2
R
2
V
BB
D
S
Q
Q
Q
2
Q
2
R
PIN NAMES
Pin
D[0:2], D[0:2]
CLK[0:2], CLK[0:2]
R
n
L
L
Z
L
S
n
L
L
L
Z
Q
n
L
H
L
H
S[0:2]
R[0:2]
V
BB
Q[0:2], Q[0:2]
V
CCO
Function
Differential Data Inputs
Differential Clock Inputs
Edge Triggered Set Inputs
Edge Triggered Reset Inputs
V
BB
Reference Output
Differential Data Outputs
V
CC
to Output
TRUTH
D
n
L
H
X
X
TABLE
(1)
CLK
n
Z
Z
L
L
NOTE:
1. Z = LOW-to-HIGH transition.
Rev.: C
Amendment: /1
1
V
CCO
Issue Date: February, 1998
R
0
S
0
Micrel
SY10E431
SY100E431
DC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= 0
°
C
Symbol
V
BB
Parameter
Output Reference Voltage
10E
100E
Input HIGH Current
Power Supply Current
10E
100E
V
CMR
Common Mode Range
—
—
–1.5
110
110
—
132
132
0
—
—
–1.5
110
110
—
132
132
0
—
—
–1.5
110
127
—
132
152
0
V
1
Min.
–1.38
–1.38
—
Typ.
—
—
—
Max.
Min.
T
A
= +25
°
C
Typ.
—
—
—
Max.
T
A
= +85
°
C
Min.
Typ.
—
—
—
Max.
–1.19
–1.26
150
µA
mA
—
—
Unit
V
–1.27 –1.35
–1.26 –1.38
150
—
–1.25 –1.31
–1.26 –1.38
150
—
Condition
—
I
IH
I
EE
NOTES:
1. V
CMR
is referenced to the most positive side of the differential input signal. Normal operation is obtained when the input signals are within the V
CMR
range
and the input swing is greater than V
PP
(min.) and <1V.
AC ELECTRICAL CHARACTERISTICS
V
EE
= V
EE
(Min.) to V
EE
(Max.); V
CC
= V
CCO
= GND
T
A
= 0
°
C
Symbol
f
MAX
t
PLH
t
PHL
Parameter
Max. Toggle Frequency
Propagation Delay to Output
CLK (Diff)
CLK (SE)
R
S
Set-up Time
D
R
S
Hold Time, D
Minimum Pulse Width, CLK
Within-Device Skew
Minimum Input Swing
Rise/Fall Time
20% to 80%
Min.
1100
450
400
550
550
200
1000
1000
200
400
—
150
275
Typ.
1400
600
600
725
725
0
700
700
0
—
50
—
450
Max.
—
750
800
925
925
—
—
—
—
—
—
—
650
Min.
1100
450
400
550
550
200
1000
1000
200
400
—
150
275
T
A
= +25
°
C
Typ.
1400
600
600
725
725
0
700
700
0
—
50
—
450
Max.
—
750
800
925
925
—
—
—
—
—
—
—
650
T
A
= +85
°
C
Min.
1100
450
400
550
550
200
1000
1000
200
400
—
150
275
Typ.
1400
600
600
725
725
0
700
700
0
—
50
—
450
Max.
—
750
800
925
925
ps
—
—
—
—
—
—
—
650
ps
ps
ps
mV
ps
1
1
—
—
2
3
—
Unit
MHz
ps
Condition
—
—
t
S
t
H
t
PW
t
skew
V
PP (AC)
t
r
t
f
NOTES:
1. These set-up times define the minimum time the CLK or SET/RESET input
must wait after the assertion of the RESET/SET input to assure the proper
operation of the flip-flop.
2. Within-device skew is defined as identical transitions on similar paths
through a device.
3. Minimum input swing for which AC parameters are guaranteed.
PRODUCT ORDERING CODE
Ordering
Code
SY10E431JC
SY10E431JCTR
SY100E431JC
SY100E431JCTR
Package
Type
J28-1
J28-1
J28-1
J28-1
Operating
Range
Commercial
Commercial
Commercial
Commercial
2
Micrel
SY10E431
SY100E431
MICREL-SYNERGY
TEL
3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
FAX
+ 1 (408) 980-9191
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
4
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
