ESD5481
ESD Protection Diode
Micro−Packaged Diodes for ESD Protection
The ESD5481 is designed to protect voltage sensitive components
from ESD. Excellent clamping capability, low leakage, and fast
response time provide best in class protection on designs that are
exposed to ESD. Because of its small size, it is suited for use in cellular
phones, MP3 players, digital cameras and many other portable
applications where board space comes at a premium.
Specification Features
www.onsemi.com
1
2
•
•
•
•
•
•
•
•
•
•
Low Capacitance 15 pF
Low Clamping Voltage
Small Body Outline Dimensions: 0.60 mm x 0.30 mm
Low Body Height: 0.3 mm
Stand−off Voltage: 5.0 V
Low Leakage
Response Time is < 1 ns
IEC61000−4−2 Level 4 ESD Protection
IEC61000−4−4 Level 4 EFT Protection
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
MARKING
DIAGRAM
PIN 1
X3DFN2
CASE 152AF
A = Specific Device Code
M = Date Code
AM
ORDERING INFORMATION
Device
ESD5481MUT5G
Package
X3DFN2
(Pb−Free)
Shipping
†
10,000 /
Tape & Reel
Mechanical Characteristics
MOUNTING POSITION:
Any
QUALIFIED MAX REFLOW TEMPERATURE:
260°C
Device Meets MSL 1 Requirements
MAXIMUM RATINGS
Rating
IEC 61000−4−2 (ESD)
IEC 61000−4−4 (EFT)
Contact
Air
5/50 ns
°P
D
°
R
qJA
T
J
, T
stg
T
L
Symbol
Value
±20
±20
40
300
400
−55
to +150
260
Unit
kV
A
mW
°C/W
°C
°C
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
Total Power Dissipation on FR−5 Board
(Note 1) @ T
A
= 25°C
Thermal Resistance, Junction−to−Ambient
Junction and Storage Temperature Range
Lead Solder Temperature
−
Maximum
(10 Second Duration)
Stresses exceeding those listed in the Maximum Ratings table may damage the
device. If any of these limits are exceeded, device functionality should not be
assumed, damage may occur and reliability may be affected.
1. FR−5 = 1.0 x 0.75 x 0.62 in.
See Application Note AND8308/D for further description of survivability specs.
©
Semiconductor Components Industries, LLC, 2016
September, 2017
−
Rev. 9
1
Publication Order Number:
ESD5481/D
ESD5481
ELECTRICAL CHARACTERISTICS
(T
A
= 25°C unless otherwise noted)
Symbol
I
PP
V
C
V
RWM
I
R
V
BR
I
T
R
DYN
Parameter
Maximum Reverse Peak Pulse Current
Clamping Voltage @ I
PP
Working Peak Reverse Voltage
Maximum Reverse Leakage Current @ V
RWM
Breakdown Voltage @ I
T
Test Current
Dynamic Resistance
I
PP
R
DYN
I
PP
I
I
T
V
C
V
BR
V
RWM
I
R
R
DYN
I
R
V
RWM
V
BR
V
C
I
T
V
Bi−Directional
*See Application Note AND8308/D for detailed explanations of
datasheet parameters.
ELECTRICAL CHARACTERISTICS
(T
A
= 25°C unless otherwise specified)
Parameter
Reverse Working Voltage
Breakdown Voltage
Breakdown Voltage
Reverse Leakage Current
Clamping Voltage (Note 2)
Clamping Voltage TLP
(Note 3)
Clamping Voltage 8/20
ms
Waveform per Figure 10
Dynamic Resistance
Reverse Peak Pulse Current
Junction Capacitance
Symbol
V
RWM
V
BR
V
BR
I
R
V
C
V
C
V
C
R
DYN
I
PP
C
J
I/O Pin to I/O Pin
I
T
= 5
mA
I
T
= 1 mA
V
RWM
= 5.0 V
IEC61000−4−2,
±8
kV Contact
I
PP
= 16 A
I
PP
=
−16
A
I
PP
= 1 A
I
PP
= 2 A
Pin 1 to Pin 2
Pin 2 to Pin 1
per IEC 61000−4−5 (8/20
ms)
Figure 10
V
R
= 0 V, f = 1 MHz
IEC 61000−4−2 Level 2 equivalent
(±8 kV Contact,
±15
kV Air)
19.7
−11
9.8
12.4
0.49
0.28
2.0
12
15
4.5
5.7
Conditions
Min
Typ
Max
5.0
10
8.0
1.0
See Figures 1 and 2
23
−13
12
15
Unit
V
V
V
mA
V
V
V
W
A
pF
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. For test procedure see application note AND8307/D.
3. ANSI/ESD STM5.5.1
−
Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.
TLP conditions: Z
0
= 50
W,
t
p
= 100 ns, t
r
= 4 ns, averaging window; t
1
= 30 ns to t
2
= 60 ns.
Figure 1. ESD Clamping Voltage Screenshot
Positive 8 kV Contact per IEC61000−4−2
Figure 2. ESD Clamping Voltage Screenshot
Negative 8 kV Contact per IEC61000−4−2
www.onsemi.com
2
ESD5481
IEC 61000−4−2 Spec.
Test Volt-
age (kV)
2
4
6
8
First Peak
Current
(A)
7.5
15
22.5
30
Current at
30 ns (A)
4
8
12
16
Current at
60 ns (A)
2
4
6
8
I @ 60 ns
10%
t
P
= 0.7 ns to 1 ns
I @ 30 ns
IEC61000−4−2 Waveform
I
peak
100%
90%
Level
1
2
3
4
Figure 3. IEC61000−4−2 Spec
ESD Gun
Oscilloscope
50
W
Cable
50
W
Figure 4. Diagram of ESD Test Setup
The following is taken from Application Note
AND8308/D
−
Interpretation of Datasheet Parameters
for ESD Devices.
ESD Voltage Clamping
For sensitive circuit elements it is important to limit the
voltage that an IC will be exposed to during an ESD event
to as low a voltage as possible. The ESD clamping voltage
is the voltage drop across the ESD protection diode during
an ESD event per the IEC61000−4−2 waveform. Since the
IEC61000−4−2 was written as a pass/fail spec for larger
systems such as cell phones or laptop computers it is not
clearly defined in the spec how to specify a clamping voltage
at the device level. ON Semiconductor has developed a way
to examine the entire voltage waveform across the ESD
protection diode over the time domain of an ESD pulse in the
form of an oscilloscope screenshot, which can be found on
the datasheets for all ESD protection diodes. For more
information on how ON Semiconductor creates these
screenshots and how to interpret them please refer to
AND8307/D.
www.onsemi.com
3
ESD5481
24
22
20
18
TLP Current [A]
16
14
12
10
8
6
4
2
0
2
0
4
6
8
10
EQUIVALENT V
IEC
(kV)
12
−26
−24
−22
−18
−16
−14
−12
−10
−8
−6
−4
−2
0
2
0
4
6
8
EQUIVALENT V
IEC
(kV)
−20
TLP Current[A]
10
12
0
2
4
6
8
10 12 14
Vc [V]
16 18 20 22 24
0
−2
−4
−6
−8
Vc [V]
−10
−12
−14
Figure 5. Positive TLP I−V Curve
NOTE:
Figure 6. Negative TLP I−V Curve
TLP parameter: Z
0
= 50
W,
t
p
= 100 ns, t
r
= 300 ps, averaging window: t
1
= 30 ns to t
2
= 60 ns. V
IEC
is the equivalent voltage
stress level calculated at the secondary peak of the IEC 61000−4−2 waveform at t = 30 ns with 2 A/kV. See TLP description
below for more information.
Transmission Line Pulse (TLP) Measurement
Transmission Line Pulse (TLP) provides current versus
voltage (I−V) curves in which each data point is obtained
from a 100 ns long rectangular pulse from a charged
transmission line. A simplified schematic of a typical TLP
system is shown in Figure 7. TLP I−V curves of ESD
protection devices accurately demonstrate the product’s
ESD capability because the 10s of amps current levels and
under 100 ns time scale match those of an ESD event. This
is illustrated in Figure 8 where an 8 kV IEC 61000−4−2
current waveform is compared with TLP current pulses at
8 A and 16 A. A TLP I−V curve shows the voltage at which
the device turns on as well as how well the device clamps
voltage over a range of current levels. For more information
on TLP measurements and how to interpret them please
refer to AND9007/D.
L
50
W
Coax
Cable
S
Attenuator
÷
10 MW
I
M
50
W
Coax
Cable
V
M
V
C
Oscilloscope
DUT
Figure 7. Simplified Schematic of a Typical TLP
System
www.onsemi.com
4
ESD5481
Figure 8. Comparison Between 8 kV IEC 61000−4−2 and 8 A and 16 A TLP Waveforms
1E−02
1E−03
1E−04
1E−05
1E−06
1E−07
I [A]
1E−08
1E−09
1E−10
1E−11
1E−12
1E−13
1E−14
−8
−6
−4
−2
0
V1[V]
2
4
6
8
Figure 9. IV Characteristics
100
% OF PEAK PULSE CURRENT
90
80
70
60
50
40
30
20
10
0
0
20
40
t, TIME (ms)
60
80
t
P
t
r
PEAK VALUE I
RSM
@ 8
ms
PULSE WIDTH (t
P
) IS DEFINED
AS THAT POINT WHERE THE
PEAK CURRENT DECAY = 8
ms
HALF VALUE I
RSM
/2 @ 20
ms
Figure 10. 8 X 20
ms
Pulse Waveform
www.onsemi.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
