CPLD ATF1500 Family 3K Gates 128 Macro Cells 76.9MHz 3.3V 84-Pin PLCC Tube
| 参数名称 | 属性值 |
| 欧盟限制某些有害物质的使用 | Compliant |
| ECCN (US) | 3A991.a.2 |
| Part Status | Active |
| HTS | 8542.39.00.01 |
| Family Name | ATF1500 |
| Program Memory Type | EEPROM |
| Number of Logic Blocks/Elements | 8 |
| Number of Global Clocks | 3 |
| Number of Macro Cells | 128 |
| Product Terms | 40 |
| Device System Gates | 3000 |
| Data Gate | No |
| Maximum Number of User I/Os | 64 |
| Number of Flip Flops | 128 |
| In-System Programmability | Yes |
| Programmability | Yes |
| Reprogrammability Support | Yes |
| Maximum Internal Frequency (MHz) | 100 |
| Maximum Clock to Output Delay (ns) | 9 |
| Maximum Propagation Delay Time (ns) | 15 |
| Speed Grade | 15 |
| Individual Output Enable Control | Yes |
| Minimum Operating Supply Voltage (V) | 3 |
| Maximum Operating Supply Voltage (V) | 3.6 |
| Typical Operating Supply Voltage (V) | 3.3 |
| Minimum Operating Temperature (°C) | -40 |
| Maximum Operating Temperature (°C) | 85 |
| Supplier Temperature Grade | Industrial |
| 系列 Packaging | Tube |
| Pin Count | 84 |
| Standard Package Name | LCC |
| Supplier Package | PLCC |
| Mounting | Surface Mount |
| Package Height | 3.68(Min) |
| Package Length | 29.41(Max) |
| Package Width | 29.41(Max) |
| PCB changed | 84 |
| Lead Shape | J-Lead |
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
