电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT8209AC-82-18E-125.003125T

产品描述OSC MEMS 125.003125MHZ LVCMOS
产品类别无源元件   
文件大小647KB,共15页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT8209AC-82-18E-125.003125T概述

OSC MEMS 125.003125MHZ LVCMOS

SIT8209AC-82-18E-125.003125T规格参数

参数名称属性值
类型XO MEMS
频率125.003125MHz
功能启用/禁用
输出LVCMOS,LVTTL
电压 - 电源1.8V
频率稳定度±25ppm
工作温度-20°C ~ 70°C
电流 - 电源(最大值)33mA
安装类型表面贴装
封装/外壳4-SMD,无引线
大小/尺寸0.276" 长 x 0.197" 宽(7.00mm x 5.00mm)
高度 - 安装(最大值)0.039"(1.00mm)
电流 - 电源(禁用)(最大值)30mA

文档预览

下载PDF文档
SiT8209
Ultra-Performance Oscillator
Features
Any frequency between 80.000001 and 220 MHz accurate to
6 decimal places
100% pin-to-pin drop-in replacement to quartz-based oscillators
Ultra-low phase jitter: 0.5 ps (12 kHz to 20 MHz)
Frequency stability as low as ±10 PPM
Industrial or extended commercial temperature range
LVCMOS/LVTTL compatible output
Standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,
7.0 x 5.0 mm x mm
Outstanding silicon reliability of 2 FIT or 500 million hour MTBF
Pb-free, RoHS and REACH compliant
Ultra-short lead time
Applications
SATA, SAS, Ethernet, 10-Gigabit Ethernet, SONET, PCI
Express, video, Wireless
Computing, storage, networking, telecom, industrial control
Table 1. Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
[1]
Min.
80.000001
-10
-20
-25
-50
Typ.
1.8
2.5
2.8
3.3
34
30
1.2
100
7
1.5
2
0.5
Max.
220
+10
+20
+25
+50
+70
+85
1.89
2.75
3.08
3.63
36
33
31
30
70
10
55
60
2
10%
30%
250
10
115
10
2
3
1
+1.5
+5
Unit
MHz
PPM
PPM
PPM
PPM
°C
°C
V
V
V
V
mA
mA
mA
mA
µA
µA
%
%
ns
Vdd
Vdd
Vdd
Vdd
kΩ
MΩ
ms
ns
ms
ps
ps
ps
PPM
PPM
Pin 1, OE or
ST
Pin 1, OE or
ST
Extended Commercial
Industrial
Condition
Inclusive of Initial tolerance at 25 °C, and variations over
operating temperature, rated power supply voltage and load
Operating Temperature Range
Supply Voltage
T_use
Vdd
-20
-40
1.71
2.25
2.52
2.97
Supply voltages between 2.5V and 3.3V can be supported.
Contact
SiTime
for guaranteed performance specs for supply
voltages not specified in this table.
Current Consumption
OE Disable Current
Idd
I_OD
No load condition, f = 100 MHz, Vdd = 2.5V, 2.8V or 3.3V
No load condition, f = 100 MHz, Vdd = 1.8V
Vdd = 2.5V, 2.8V or 3.3V, OE = GND, output is Weakly Pulled
Down
Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down
Vdd = 2.5V, 2.8V or 3.3V,
ST
= GND, output is Weakly
Pulled Down
Vdd = 1.8 V.
ST
= GND, output is Weakly Pulled Down
f <= 165 MHz, all Vdds.
f > 165 MHz, all Vdds.
15 pF load, 10% - 90% Vdd
IOH = -6 mA, IOL = 6 mA, (Vdd = 3.3V, 2.8V, 2.5V)
IOH = -3 mA, IOL = 3 mA, (Vdd = 1.8V)
Standby Current
I_std
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
DC
Tr, Tf
VOH
VOL
VIH
VIL
Z_in
45
40
90%
70%
2
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum value
f = 80 MHz, For other frequencies, T_oe = 100 ns + 3 cycles
In standby mode, measured from the time
ST
pin
crosses 50% threshold. Refer to
Figure 5.
f = 156.25 MHz, Vdd = 2.5V, 2.8V or 3.3V
f = 156.25 MHz, Vdd = 1.8V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz
25°C
25°C
Startup Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
First year Aging
10-year Aging
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
-1.5
-5
Note:
1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.
Rev 1.1
January 2, 2017
www.sitime.com
谁能告诉我管脚16,17和32,33怎么分开啊?
为什么28027的板子上J6的7,8管脚和J2的67管脚都是连着GPIO16和17呢?菜鸟,求解释!...
伤心起航 微控制器 MCU
高级FPGA工程师(军工项目方向)
岗位职责:1.设计、开发、调试、维护、管理符合功能、性能要求的FPGA接口逻辑2.负责FPGA接口逻辑设计、仿真、调试及测试4.负责相关文档整理、生成接口逻辑设计报告5.根据部门工作安排,承担FPGA ......
umiko_zb 求职招聘
压力变送器零点迁移和差压变送器零点迁移
压力变送器、差压变送器大多带有“零点迁移”装置,可对变送器的零点,即量程的起点进行正、负方向的迁移,以适应生产现场不同的需要。而在实际应用中,迁移可分为无迁移、负迁移和正迁移三种。 ......
swp111 工业自动化与控制
STM32+ucos2程序编译过了,也下载到板子上,为什么灯不亮
用一个多任务的流水灯程序做验证,很简单。为什么灯不亮。 UCOS的内核是在官网下载对应的 求解释 int main(void) { #if (OS_TASK_NAME_EN > 0) CPU_INT08U err; #endif ......
小小小小菜鸟 stm32/stm8
【信号处理】:FPGA数字信号处理原理及实现
本文包括“信号检测理论” “噪声及其处理” “数字信号及处理”3 小节 本帖最后由 liuceone 于 2011-12-8 14:51 编辑 ]...
liuceone FPGA/CPLD
【CN0015】AD5383通道监控功能
电路功能与优势 在多通道DAC系统中,如果能够在单点监控所有输出,将是故障排除和诊断分析的一大优势。此电路利用单通道SAR ADC提供多通道DAC输出通道监控。AD5383与AD7476组合可提供一个完 ......
EEWORLD社区 ADI 工业技术

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2553  164  2324  1146  716  8  36  7  26  19 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved