LSI
Page 1 of 6
Overview
The H8/534, H8/536 and H8/537 are CMOS microcomputer units (MCUs) comprising a CPU core
plus a full range of supporting functions $BQa (Jn entire system integrated onto a single chip.
The CPU features a highly orthogonal instruction set that permits addressing modes and data sizes to
be specified independently in each instruction. An internal 16-bit architecture and 16-bit access to on-
chip memory enhance the CPU's data-processing capability and provide the speed needed for realtime
control applications.
The on-chip supporting functions include RAM, ROM, timers, a serial communication interface
(SCI), A/D conversion, and I/O ports. An on-chip data transfer controller (DTC) can transfer data in
either direction between memory and I/O independently of the CPU.
For the on-chip ROM, a choice is offered between masked ROM and programmable ROM (PROM).
The PROM version can be programmed by the user with a general-purpose PROM writer.
Function Overview
Features
Description
General-register architecture
· Eight 16-bit general registers
· Five 8-bit and two 16-bit control registers
High speed
· Maximum clock rates
5-V
version
H8/534,
H8/536
S- and A-mask
products
3-V
version
2.7-V
version
U-mask products
5-V
version
5-V
version
H8/537
3-V
version
2.7-V
version
16 MHz (oscillator
frequency: 32 MHz)
10 MHz (oscillator
frequency: 20 MHz)
8 MHz (oscillator
frequency: 16 MHz)
16 MHz (oscillator
frequency: 16 MHz)
16 MHz (oscillator
frequency: 16 MHz)
10 MHz (oscillator
frequency: 10 MHz)
8 MHz (oscillator
frequency: 8 MHz)
CPU
Two CPU operating modes
·Minimum mode: Supports an address space of up to 64 kbytes
file://\\roarer\bitting2\imaging\BITTING\mail_pdf\for_IBM\l091e_b.htm
5/30/01
LSI
Page 2 of 6
·Maximum mode: Supports an address space of up to 1 Mbyte
Highly orthogonal instruction set
·The addressing mode and data size can be specified independently for each
instruction.
1.5 address instructions
·Register-register type
·Register-memory type
Instruction set optimized for the C language
·Special short formats for frequently-used instructions and addressing
modes
· PROM or mask ROM
· high-speed on-chip RAM
Product Name RAM
ROM
H8/534
2 kbytes 32 kbytes
H8/536
H8/537
16-bit free-
running
timer (FRT)
(3 channels)
8-bit timer
(1 channel)
PWM timer
(3 channels)
Watchdog timer
(WDT)
(1 channel)
Serial
communication
interface (SCI)
(2 channels)
2 kbytes 62 kbytes
4 kbytes 124 kbytes
Memory
Each channel provides:
·One free-running counter (which can count external events)
·Two output-compare registers
·One input-capture register
·One 8-bit up-counter (which can count external events)
·Two time constant registers
·Duty: Generates pulses with any duty ratio from 0 to 100%
·Resolution: 1/250
·Generates a reset or external output on overflow
·Can also be used as an interval timer
·Synchronous or asynchronous mode (selectable)
·Full duplex: can send and receive simultaneously
·Built-in dedicated baud rate generator
·Resolution: 10 bits
·Eight channels: single mode or scan mode (selectable)
·Sample-and-hold function
·A/D conversion start can be triggered by an external signal
·57 I/O pins: six 8-bit ports, one 5-bit port, one 4-bit port
·8 input-only pins: one 8-bit port
A/D converter
I/O ports
file://\\roarer\bitting2\imaging\BITTING\mail_pdf\for_IBM\l091e_b.htm
5/30/01
LSI
Page 3 of 6
Interrupt
controller
(INTC)
Data transfer
controller (DTC)
Wait-state
controller (WSC)
·7 external interrupt pins: NMI, IRQ0, IRQ1 to IRQ5
·23 internal interrupts
·8 priority levels (settable)
Supports bidirectional data transfers between memory and I/O space
independent of the CPU
Can insert wait states in accesses to external memory or the external I/O
space
5 operating modes
Model Name Mode No.
Mode 1
Mode 2
H8/534,
H8/536
Mode 3
Mode 4
Mode 7
Mode
Address Space
Expanded minimum mode
64 kbytes
(ROM disabled)
Expanded minimum mode
64 kbytes
(ROM enabled)
Expanded maximum mode
1 Mbytes
(ROM disabled)
Expanded maximum mode
1 Mbytes
(ROM enabled)
Single-chip mode
-
Expanded minimum mode
64 kbytes
(ROM disabled)
Expanded maximum mode
128 kbytes
(ROM ensabled)
Expanded maximum mode
1 Mbytes
(ROM disabled)
Expanded maximum mode
1 Mbytes
(ROM ensabled)
-
Operating modes
Mode 1
Mode 2
H8/537
Mode 3
Mode 4
Mode 7 Single-chip mode
Low power modes
·Sleep mode
·Software standby mode
·Hardware standby mode
Clock oscillator
S- and A-mask
Divide-by-two clock oscillator
H8/534,H8/536 products
U-mas products 1:1 clock oscillator
H8/537
Other features
·E clock output available
file://\\roarer\bitting2\imaging\BITTING\mail_pdf\for_IBM\l091e_b.htm
5/30/01
LSI
Page 4 of 6
Product Lineup
Model Namae
Package
ROM
HD6475348SCG 84-pin windowed LCC (CG-84)
HD6475348SCP
84-pin PLCC (CP-84)
PROM
HD6475348SF
80-pin QFP (FP-80A)
S-mask
HD6475348STF
80-pin TQFP (TFP-80C)
products
HD6435348SCP
84-pin PLCC (CP-84)
Mask
HD6435348SF
80-pin QFP (FP-80A)
ROM
HD6435348STF
80-pin TQFP (TFP-80C)
HD6435348ACP
84-pin PLCC (CP-84)
A-mask
Mask
H8/534
HD6435348AF
80-pin QFP (FP-80A)
products
ROM
HD6435348SAF
80-pin TQFP (TFP-80C)
HD6475348UCG 84-pin windowed LCC (CG-84)
HD6475348UCP
84-pin PLCC (CP-84)
PROM
HD6475348UF
80-pin QFP (FP-80A)
U-mask
HD6475348UTF
80-pin TQFP (TFP-80C)
products
HD6475348UCP
84-pin PLCC (CP-84)
Mask
HD6475348UF
80-pin QFP (FP-80A)
ROM
HD6475348UTF
80-pin TQFP (TFP-80C)
HD6475368SCG 84-pin windowed LCC (CG-84)
HD6475368SCP
84-pin PLCC (CP-84)
PROM
HD6475368SF
80-pin QFP (FP-80A)
S-mask
HD6475368STF
80-pin TQFP (TFP-80C)
products
HD6435368SCP
84-pin PLCC (CP-84)
Mask
HD6435368SF
80-pin QFP (FP-80A)
ROM
HD6435368STF
80-pin TQFP (TFP-80C)
HD6435368ACP
84-pin PLCC (CP-84)
A-mask
Mask
H8/536
HD6435368AF
80-pin QFP (FP-80A)
products
ROM
HD6435368ATF
80-pin TQFP (TFP-80C)
HD6475368UCG 84-pin windowed LCC (CG-84)
HD6475368UCP
84-pin PLCC (CP-84)
PROM
HD6475368UF
80-pin QFP (FP-80A)
U-mask
HD6475368UTF
80-pin TQFP (TFP-80C)
products
HD6435368UCP
84-pin PLCC (CP-84)
Mask
HD6435368UF
80-pin QFP (FP-80A)
ROM
HD6435368UTF
80-pin TQFP (TFP-80C)
file://\\roarer\bitting2\imaging\BITTING\mail_pdf\for_IBM\l091e_b.htm
5/30/01
LSI
HD6475378CP
84-pin PLCC (CP-84)
HD6475378CG 84-pin windowed LCC (CG-84)
PROM
HD6475378F
80-pin QFP (FP-80A)
HD647538TF
80-pin TQFP (TFP-80C)
HD6435378CP
84-pin PLCC (CP-84)
Mask
HD6435378F
80-pin QFP (FP-80A)
ROM
HD6435378TF
80-pin TQFP (TFP-80C)
Page 5 of 6
H8/537
·H8/534 and H8/536
Product Class
S- and A-Mask Products
Specifications
High-Speed
U-Mask
Low-Voltage Version
Version
Products
16-MHz Version 3-V Version 2.7-V Version
Clock oscillator divisor
Divided by 2
Divided by 2 Divided by 2 No divisor
Operating frequency range 2 to 16 MHz
2 to 10 MHz
2 to 8 MHz
2 to 16 MHz
Supply voltage range
5 V ±10%
3 V to 5.5 V
2.7 V to 5.5 V 5 V ±10%
HD6475368S
HD6475368SV HD6475368SV HD6475368U
PROM versions
HD6475348S
HD6475348SV HD6475348SV HD6475348U
Model
HD6435368S
HD6435368SV HD6435368SV
name
Mask ROM
HD6435368A
HD643568AV HD6435368AV HD6435368U
versions
HD6435348S
HD6435348SV HD6435348SV HD6435348U
HD6435348A
HD6435348AV HD6435348AV
·H8/537
Model Name
Specifications
High-Speed Version Low-Voltage Version*
16-MHz Version 3-V Version 2.7-V Version
PROM
HD6475378
HD6475378V HD6475378V
Type
Mask ROM
HD6435378
HD6435378V HD6435378V
Operating frequency
2 to 16 MHz
2 to 10 MHz 2 to 8 MHz
Operating power-supply voltage 5 V ±10%
3 V to 5.5 V 2.7 V to 5.5 V
Note: The product codes of the 3-V and 2.7-V low-voltage versions include a suffix that identifies the
frequency version. The examples shown below are for the H8/536 PROM version in an 80-pin QFP
package
Examples: 3-V version: HD6475368SVF10
2.7-V version: HD6475368DVF8
Internal Block Diagram
file://\\roarer\bitting2\imaging\BITTING\mail_pdf\for_IBM\l091e_b.htm
5/30/01
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
