74LVT162244B
Rev. 4 — 1 October 2018
3.3 V 16-bit buffer/driver with 30 Ω termination resistors;
3-state
Product data sheet
1. General description
The 74LVT162244B is a high-performance BiCMOS product designed for V
CC
operation at 3.3 V.
The 74LVT162244B is designed with 30 Ω series resistance in both the HIGH and LOW states of
the output. This design reduces line noise in applications such as memory address drivers, clock
drivers, and bus receivers/transmitters.
This device is a 16-bit buffer and line driver featuring non-inverting 3-state bus outputs. The device
can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.
2. Features and benefits
•
•
•
•
•
•
•
•
•
•
•
•
16-bit bus interface
3-state buffers
Output capability: +12 mA/–12 mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
Live insertion/extraction permitted
Outputs include series resistance of 30 Ω making external termination resistors unnecessary
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Latch-up protection:
•
JESD78B Class II exceeds 500 mA
ESD protection:
•
HBM: JESD22-A114F exceeds 2000 V
•
MM: JESD22-A115-A exceeds 200 V
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74LVT162244BDL
-40 °C to +85 °C
SSOP48
TSSOP48
Description
plastic shrink small outline package; 48 leads;
body width 7.5 mm
plastic thin shrink small outline package; 48 leads;
body width 6.1 mm
Version
SOT370-1
SOT362-1
74LVT162244BDGG -40 °C to +85 °C
Nexperia
74LVT162244B
3.3 V 16-bit buffer/driver with 30 Ω termination resistors; 3-state
4. Functional diagram
1A0
47
2
1Y0
3A0
36
13
3Y0
1A1
46
3
1Y1
3A1
35
14
3Y1
1A2
44
5
1Y2
3A2
33
16
3Y2
1
1OE
48
2OE
25
3OE
24
4OE
1A0
1A1
1A2
1A3
2A0
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
EN1
EN2
EN3
EN4
1
1
2
3
5
6
1
2
8
9
11
12
1
3
13
14
16
17
1
4
19
20
22
23
1Y0
1Y1
1Y2
1Y3
2Y0
2Y1
2Y2
2Y3
3Y0
3Y1
3Y2
3Y3
4Y0
4Y1
4Y2
4Y3
1A3
1OE
43
1
6
1Y3
3A3
3OE
32
25
17
3Y3
2A0
41
8
2Y0
4A0
30
19
4Y0
2A1
2A2
2A3
3A0
3A1
3A2
3A3
4A0
4A1
4A2
4A3
2A1
40
9
2Y1
4A1
29
20
4Y1
2A2
38
11
2Y2
4A2
27
22
4Y2
2A3
2OE
37
48
12
2Y3
4A3
4OE
26
24
23
4Y3
mna996
001aae231
Fig. 1.
Logic symbol
V
CC
Fig. 2.
V
CC
IEC logic symbol
27 Ω
output
27 Ω
001aac372
Fig. 3.
Schematic of each output
74LVT162244B
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 4 — 1 October 2018
2 / 12
Nexperia
74LVT162244B
3.3 V 16-bit buffer/driver with 30 Ω termination resistors; 3-state
5. Pinning information
5.1. Pinning
74LVT162244B
1OE
1Y0
1Y1
GND
1Y2
1Y3
V
CC
2Y0
2Y1
1
2
3
4
5
6
7
8
9
48 2OE
47 1A0
46 1A1
45 GND
44 1A2
43 1A3
42 V
CC
41 2A0
40 2A1
39 GND
38 2A2
37 2A3
36 3A0
35 3A1
34 GND
33 3A2
32 3A3
31 V
CC
30 4A0
29 4A1
28 GND
27 4A2
26 4A3
25 3OE
aaa-029122
GND 10
2Y2 11
2Y3 12
3Y0 13
3Y1 14
GND 15
3Y2 16
3Y3 17
V
CC
18
4Y0 19
4Y1 20
GND 21
4Y2 22
4Y3 23
4OE 24
Fig. 4.
Pin configuration SOT370-1 (SSOP48) and SOT362-1 (TSSOP48)
5.2. Pin description
Table 2. Pin description
Symbol
1OE, 2OE, 3OE, 4OE
1A0, 1A1, 1A2, 1A3
2A0, 2A1, 2A2, 2A3
3A0, 3A1, 3A2, 3A3
4A0, 4A1, 4A2, 4A3
1Y0, 1Y1, 1Y2, 1Y3
2Y0, 2Y1, 2Y2, 2Y3
3Y0, 3Y1, 3Y2, 3Y3
4Y0, 4Y1, 4Y2, 4Y3
GND
V
CC
Pin
1, 48, 25, 24
47, 46, 44, 43
41, 40, 38, 37
36, 35, 33, 32
30, 29, 27, 26
2, 3, 5, 6
8, 9, 11, 12
13, 14, 16, 17
19, 20, 22, 23
4, 10, 15, 21, 28, 34, 39, 45
7, 18, 31, 42
Description
output enable inputs (active LOW)
data inputs
data inputs
data inputs
data inputs
data outputs
data outputs
data outputs
data outputs
ground (0 V)
supply voltage
74LVT162244B
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 4 — 1 October 2018
3 / 12
Nexperia
74LVT162244B
3.3 V 16-bit buffer/driver with 30 Ω termination resistors; 3-state
6. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
Input
nOE
L
L
H
nAn
L
H
X
Output
nYn
L
H
Z
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
T
stg
T
j
[1]
[2]
Parameter
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
storage temperature
junction temperature
Conditions
[1]
output in OFF-state or HIGH-state
V
I
< 0 V
V
O
< 0 V
output in LOW-state
output in HIGH-state
[2]
[1]
Min
-0.5
-0.5
-0.5
-
-
-
-
-65
-
Max
+4.6
+7.0
+7.0
-50
-50
128
-64
+150
150
Unit
V
V
V
mA
mA
mA
mA
°C
°C
The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability.
8. Recommended operating conditions
Table 5. Operating conditions
Symbol Parameter
V
CC
V
I
T
amb
Δt/ΔV
supply voltage
input voltage
ambient temperature
input transition rise and fall rate
in free air
outputs enabled
Conditions
Min
2.7
0
-40
-
Typ
-
-
-
-
Max
3.6
5.5
+85
10
Unit
V
V
°C
ns/V
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol
V
IK
V
IH
V
IL
Parameter
input clamping voltage
HIGH-level input voltage
LOW-level input voltage
Conditions
V
CC
= 2.7 V; I
IK
= -18 mA
Min
-
2.0
-
Typ[1]
-
-
-
Max
-1.2
-
0.8
Unit
V
V
V
74LVT162244B
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 4 — 1 October 2018
4 / 12
Nexperia
74LVT162244B
3.3 V 16-bit buffer/driver with 30 Ω termination resistors; 3-state
Conditions
V
CC
= 3.0 V; I
OH
= -12 mA
V
CC
= 3.0 V; I
OL
= 12 mA
Min
2.0
-
-
-
all input pins
V
CC
= 0 V or 3.6 V; V
I
= 5.5 V
control pins
V
CC
= 3.6 V; V
I
= V
CC
or GND
data pins
V
CC
= 3.6 V; V
I
= V
CC
V
CC
= 3.6 V; V
I
= 0 V
[2]
[2]
-
-
-
75
-75
[3]
[3]
500
-
-
[4]
-
0.1
-0.4
0.1
135
-135
-
-
50
1
1
-5
±100
-
-
-
-500
125
±100
μA
μA
μA
μA
μA
μA
μA
μA
μA
-
±0.1
±1
μA
-
0.4
10
μA
Typ[1]
-
-
-
-
Max
-
0.8
-12
12
Unit
V
V
mA
mA
Symbol
V
OH
V
OL
I
OH
I
OL
I
I
Parameter
HIGH-level output voltage
LOW-level output voltage
HIGH-level output current
LOW-level output current
input leakage current
I
OFF
I
BHL
I
BHH
I
BHLO
I
BHHO
I
CEX
I
O(pu/pd)
I
OZ
power-off leakage current
bus hold LOW current
bus hold HIGH current
bus hold LOW
overdrive current
bus hold HIGH
overdrive current
V
CC
= 0 V; V
I
or V
O
= 0 V to 4.5 V
nAn input; V
CC
= 3 V; V
I
= 0.8 V
nAn input; V
CC
= 3 V; V
I
= 2.0 V
nAn input; V
CC
= 3.6 V; V
I
= 0 V to 3.6 V
nAn input; V
CC
= 3.6 V; V
I
= 0 V to 3.6 V
output high leakage current output in HIGH-state when V
O
> V
CC
;
V
O
= 5.5 V; V
CC
= 3.0 V
power-up/power-down
output current
OFF-state output current
V
CC
≤ 1.2 V; V
O
= 0.5 V to V
CC
;
V
I
= GND or V
CC
; nOE = don’t care
V
CC
= 3.6 V; V
I
= V
IL
or V
IH
output HIGH: V
O
= 3.0 V
output LOW: V
O
= 0.5 V
-
-
-
-
[5]
[6]
-
-
0.5
0.5
0.07
4.0
0.07
0.1
5
-5
0.12
6
0.12
0.2
μA
μA
mA
mA
mA
mA
I
CC
supply current
V
CC
= 3.6 V; V
I
= GND or V
CC
; I
O
= 0 A
outputs HIGH
outputs LOW
outputs disabled
ΔI
CC
additional supply current
per input pin; V
CC
= 3 V to 3.6 V;
one input at V
CC
- 0.6 V and
other inputs at V
CC
or GND
nOE; V
I
= 0 V or 3 V
Outputs disabled; V
O
= 0 V or 3.0 V
C
I
C
O
[1]
[2]
[3]
[4]
[5]
[6]
input capacitance
output capacitance
-
-
3
9
-
-
pF
pF
Typical values are measured at 3.3 V and T
amb
= 25 °C.
Unused pins at V
CC
or GND.
This is the bus hold overdrive current required to force the input to the opposite logic state.
This parameter is valid for any V
CC
between 0 V and 1.2 V with a transition time of up to 10 ms. From V
CC
= 1.2 V to V
CC
= 3.3 V ± 0.3
V a transition time of 100 μs is permitted. This parameter is valid for T
amb
= 25 °C only.
Measured with outputs pulled to V
CC
or GND.
This is the increase in supply current for each input at the specified voltage level other than V
CC
or GND.
74LVT162244B
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 4 — 1 October 2018
5 / 12
电子竞赛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
