2.7 x 2.4mm Package (Option “D”, compatible with 2.5 x 2.0mm footprint)
0.106±0.002
2.70±0.05
#4
#3
Recommended Land Pattern
0.043
1.10
0.094±0.002
2.40±0.05
0.030±0.002
0.75±0.05
#1
#2
0.059
1.50
0.075
1.90
Pin
#1
#2
1
0.049
1.25
0.020
0.50
2
3
4
Functionality
H or Open (1): specified frequency output
Output Enable L: output is high impedance. Only output
driver is disabled
OE/ST
H or Open (1): specified frequency output
L: output is low (weak pull down). Device
Standby
goes to sleep mode. Supply current
reduces to Istd.
GND
Power
Electrical ground (2)
Out
Output
Oscillator clock output
Power
Power supply voltage (2)
V
dd
Name
0.039
1.00
DO NOT SCALE DRAWING
REVISION
-
TOP PACKAGE MARKING IS
FOR ILLUSTRATION PURPOSES ONLY
Apracon LLC. 2 Faraday, Suite#B Irvine, Ca. 92618
TITLE:
#4
0.033
0.85
0.039
1.00
#3
Notes: 1. A pull-up resistor of <10kΩ between OE/ST pin and Vdd is recommended in
high noise environment.
2. A capacitor value of 0.1μF between Vdd and GND is recommended.
High Performance, Programmable
LVCMOS SMD MEMS Oscillator
DWG NO.
ASTMUPC
SHEET 1 OF 4
A3
SCALE: 30:1
3.2 x 2.5mm Package (Option “E”)
0.126±0.002
3.20±0.05
#4
#3
0.075
1.90
Recommended Land Pattern
0.055
1.40
0.047
1.20
0.098±0.002
2.50±0.05
0.087
2.20
0.030±0.002
0.75±0.05
Pin
1
2
3
4
Functionality
H or Open (1): specified frequency output
Output Enable L: output is high impedance. Only output
driver is disabled
OE/ST
H or Open (1): specified frequency output
L: output is low (weak pull down). Device
Standby
goes to sleep mode. Supply current
reduces to Istd.
GND
Power
Electrical ground (2)
Out
Output
Oscillator clock output
Vdd
Power
Power supply voltage (2)
Name
#1
#2
0.028
0.70
0.083
2.10
#1
#2
0.035
0.90
DO NOT SCALE DRAWING
REVISION
-
TOP PACKAGE MARKING IS
FOR ILLUSTRATION PURPOSES ONLY
0.035
0.90
Apracon LLC. 2 Faraday, Suite#B Irvine, Ca. 92618
TITLE:
#4
#3
Notes: 1. A pull-up resistor of <10kΩ between OE/ST pin and Vdd is recommended in
high noise environment.
2. A capacitor value of 0.1μF between Vdd and GND is recommended.
High Performance, Programmable
LVCMOS SMD MEMS Oscillator
DWG NO.
ASTMUPC
SHEET 2 OF 4
A3
SCALE: 25:1
5.0 x 3.2mm Package (Option “FL”)
0.197±0.002
5.00±0.05
#4
#3
0.087
2.20
Recommended Land Pattern
0.059
1.50
0.063
1.60
0.100
2.54
0.030±0.002
0.75±0.05
Pin
#1
#2
0.126±0.002
3.20±0.05
0.043
1.10
0.094
2.39
#1
#2
0.031
0.80
1
2
3
4
Functionality
H or Open (1): specified frequency output
Output Enable L: output is high impedance. Only output
driver is disabled
OE/ST
H or Open (1): specified frequency output
L: output is low (weak pull down). Device
Standby
goes to sleep mode. Supply current
reduces to Istd.
GND
Power
Electrical ground (2)
Out
Output
Oscillator clock output
Vdd
Power
Power supply voltage (2)
Name
DO NOT SCALE DRAWING
REVISION
-
0.045
1.15
#4
#3
TOP PACKAGE MARKING IS
FOR ILLUSTRATION PURPOSES ONLY
Apracon LLC. 2 Faraday, Suite#B Irvine, Ca. 92618
TITLE:
Notes: 1. A pull-up resistor of <10kΩ between OE/ST pin and Vdd is recommended in
high noise environment.
2. A capacitor value of 0.1μF between Vdd and GND is recommended.
High Performance, Programmable
LVCMOS SMD MEMS Oscillator
DWG NO.
ASTMUPC
SHEET 3 OF 4
A3
SCALE:20:1
7.0 x 5.0mm Package (Option “V”)
Recommended Land Pattern
0.200
5.08
#3
0.150
3.81
0.276±0.002
7.00±0.05
#4
0.197±0.002
5.00±0.05
0.035±0.004
0.90±0.10
#1
#2
0.087
2.20
Pin
0.043
1.10
0.200
5.08
#1
#2
1
2
3
4
Functionality
H or Open (1): specified frequency output
Output Enable L: output is high impedance. Only output
driver is disabled
OE/ST
H or Open (1): specified frequency output
L: output is low (weak pull down). Device
Standby
goes to sleep mode. Supply current
reduces to Istd.
GND
Power
Electrical ground (2)
Out
Output
Oscillator clock output
Vdd
Power
Power supply voltage (2)
Name
0.102
2.60
0.079
2.00
DO NOT SCALE DRAWING
REVISION
-
0.055
1.40
#4
#3
TOP PACKAGE MARKING IS
FOR ILLUSTRATION PURPOSES ONLY
Apracon LLC. 2 Faraday, Suite#B Irvine, Ca. 92618
TITLE:
Notes: 1. A pull-up resistor of <10kΩ between OE/ST pin and Vdd is recommended in
high noise environment.
2. A capacitor value of 0.1μF between Vdd and GND is recommended.
High Performance, Programmable
LVCMOS SMD MEMS Oscillator
DWG NO.
ASTMUPC
SHEET 4 OF 4
A3
SCALE:10:1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
