电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

FW-43-03-L-D-300-100

产品描述.050'' BOARD SPACERS
产品类别连接器   
文件大小852KB,共1页
制造商SAMTEC
官网地址http://www.samtec.com/
标准
下载文档 详细参数 全文预览

FW-43-03-L-D-300-100概述

.050'' BOARD SPACERS

FW-43-03-L-D-300-100规格参数

参数名称属性值
针脚数86
间距0.050"(1.27mm)
排数2
排距0.050"(1.27mm)
长度 - 整体引脚0.400"(10.160mm)
长度 - 柱(配接)0.100"(2.540mm)
长度 - 叠接高度0.300"(7.620mm)
安装类型表面贴装
端接焊接
触头镀层 - 柱(配接)
触头镀层厚度 - 柱(配接)10.0µin (0.25µm)
颜色黑色

文档预览

下载PDF文档
F-219
FW–20–05–F–D–610–065
FW–12–05–G–D–530–101
(1.27 mm) .050"
FW-SM SERIES
SMT MICRO BOARD STACKER
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?FW-SM
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Sn or Au over 50 µ" (1.27 µm) Ni
Operating Temp Range:
-55 °C to +125 °C
RoHS Compliant:
Yes
Board Mates:
CLP, FLE
Cable Mates:
FFSD
Low-profile or
skyscraper styles
APPLICATIONS
Variable
board spacing
MATED
HEIGHT
FW
CLP
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-30)
(0.15 mm) .006" max (31-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
MATED
CLP HEIGHT*
(8.13)
FW-XX-03-X-X-233-065
.320
–02
(9.91)
FW-XX-03-X-X-303-065
.390
*Processing conditions will affect mated height.
LEAD STYLE
FW
(1.27 mm x 1.27 mm)
.050" x .050" micro pitch
Surface
mount
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
FW
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
PLATING
OPTION
D
STACKER
HEIGHT
POST
HEIGHT
OPTION
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Smaller stack heights
02 thru 50
= Gold flash on post,
Matte Tin on tail
–F
–L
–“XXX”
= Stacker
Height
(in inches)
= Post Height
(in inches)
(1.65 mm)
.065"
minimum
Example:
–065
= (1.65 mm)
.065"
–“XXX”
LEAD STACKER
STYLE HEIGHT
–03
–05
STACKER
HEIGHT
(5.46) (8.51) (7.11) (10.16)
.215 to .335
.280 to .400
(8.64) (15.49) (10.29) (17.15)
.340 to .610
.405 to .675
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
Example:
–250
= (6.35 mm)
.250"
= End Shroud
(–075 post height only.
Mate only with CLP)
(5.46 mm) .215" to
(15.49 mm) .610"
stacker height only
9 pins/row min.
= End Shroud
with Guide Post
(–075 post height only.
Mate only with CLP.)
(5.46 mm) .215"
to (15.49 mm) .610"
stacker height only)
9 pins/row min.
= Alignment Pin
(3 positions min.)
(5.46 mm) .215" to
(15.75 mm) .620"
stacker height only
= Pick & Place Pad
(5 positions min.)
= Tape & Reel
(Max overall height =
Post+Stacker Height+
Pad+Alignment Pin =
.700 (17.78))
–ES
02
No. of positions x
(1.27) .050
= 10 µ" (0.25 µm)
Gold on post,
Gold flash on tail
100
–G
–EP
(3.42)
.135
(1.27)
.050
01
(1.19)
.047
(1.27) .050
(0.41) .016 SQ
99
(4.76)
.188
POST HEIGHT
(1.65) .065
MIN
(4.27)
.168
(0.76)
.030
(3.45)
.136
x
(5.08)
.200
(4.06)
.160
–A
–ES
(3.05)
.120
(1.91)
.075
DIA
–P
(0.86)
.034
Notes:
For added mechanical stability,
Samtec recommends
mechanical board spacers be
used in applications with gold or
selective gold plated connectors.
Contact ipg@samtec.com for
more information.
This Series is non-standard,
non-returnable.
–P
STACKER
HEIGHT
(2.51)
.099
(2.92)
.115
–TR
–EP
Due to technical progress, all designs, specifications and components are subject to change without notice.
(0.89)
.035
DIA
–A
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
51单片机小白,求助带功能键控制的电子时钟汇编和c语言代码
本帖最后由 firstsea 于 2015-11-25 16:06 编辑 51单片机小白,求助带功能键控制的电子时钟汇编和c语言代码,有注释最好想弄懂!在此谢过 1、基本要求电子钟基本要求的控制面板如图所示。2 ......
firstsea 51单片机
Xilinx 仿真遇到的问题
Started : "Creating Tbw file". ERROR:ProjectMgmt - TOE: ITclInterp::ExecuteCmd gave Tcl result 'invalid command name "0"'. Tcl_ErrnoId: unknown error Tcl_ErrnoMsg: No error _c ......
eeleader FPGA/CPLD
【T叔藏书阁】《模拟集成电路的分析与设计(第四版)》
中文版:《模拟集成电路的分析与设计(第四版)》英文版:《analysis and design of analog integrated circuits》作者:paul R.Gray, Paul J.Hurst, Stephen H.Lewis, Robert G.Meyer翻译:张 ......
tyw 下载中心专版
运动估计算法设计及FPGA实现.pdf
运动估计算法设计及FPGA实现.pdf ...
zxopenljx FPGA/CPLD
请教:时钟上升沿采样不稳定问题
用verilog写的很简单的一段代码,大概是: reg q;//q是调用IP核fifo产生的数据,默认是reg型输出吧 assign data_out={{4{q}},{4{q}}};//data_out是输出 数据是上升沿进、上升沿采的, ......
xyw FPGA/CPLD
请问网口芯片(971)为何有编解码的功能啊?
那么数据经过网口芯片发送出去的就不是cpu给的原始数据咯?...
mbwr 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 700  2025  891  2554  359  15  41  18  52  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved