SRA1020 thru SRA10150
Taiwan Semiconductor
CREAT BY ART
FEATURES
- Low power loss, high efficiency
- Guardring for overvoltage protection
- High surge current capability
- Compliant to RoHS Directive 2011/65/EU and
in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21 definition
Schottky Barrier Rectifier
TO-220AC
MECHANICAL DATA
Case:
TO-220AC
Molding compound, UL flammability classification rating 94V-0
Base P/N with suffix "G" on packing code - halogen-free
Base P/N with prefix "H" on packing code - AEC-Q101 qualified
Terminal:
Matte tin plated leads, solderable per JESD22-B102
Meet JESD 201 class 1A whisker test,
with prefix "H" on packing code meet JESD 201 class 2 whisker test
Polarity:
As marked
Mounting torque:
5 in-lbs maximum
Weight:
1.88 g (approximately)
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
(T
A
=25℃ unless otherwise noted)
PARAMETER
Maximum repetitive peak reverse voltage
Maximum RMS voltage
Maximum DC blocking voltage
Maximum average forward rectified current
Peak forward surge current, 8.3 ms single half sine-wave
superimposed on rated load
Maximum instantaneous forward voltage (Note 2)
I
F
=10A
Maximum reverse current @ Rated VR
T
J
=25
℃
T
J
=100
℃
T
J
=125℃
SYMBOL
V
RRM
V
RMS
V
DC
I
F(AV)
I
FSM
V
F
0.55
0.5
I
R
dV/dt
R
θJC
T
J
T
STG
- 55 to +125
- 55 to +150
15
10
SRA
1020
20
14
20
SRA
1030
30
21
30
SRA
1040
40
28
40
SRA
1050
50
35
50
10
170
0.70
0.85
0.1
-
5
10000
2
- 55 to +150
V/μs
O
SRA
1060
60
42
60
SRA
1090
90
63
90
SRA
100
70
100
SRA
150
105
150
10100 10150
UNIT
V
V
V
A
A
0.95
V
mA
-
Voltage rate of change (Rated V
R
)
Typical thermal resistance
Operating junction temperature range
Storage temperature range
Note 1: tp = 2.0
μs,
1.0KHz
Note 2: Pulse test with PW=300μs, 1% duty cycle
C/W
O
O
C
C
Document Number: DS_D1308052
Version: J13
SRA1020 thru SRA10150
Taiwan Semiconductor
ORDERING INFORMATION
PART NO.
SRA10xx
(Note 1)
AEC-Q101
QUALIFIED
Prefix "H"
PACKING CODE
C0
GREEN COMPOUND
CODE
Suffix "G"
PACKAGE
TO-220AC
PACKING
50 / Tube
Note 1: "xx" defines voltage from 20V (SRA1020) to 150V (SRA10150)
EXAMPLE
PREFERRED P/N PART NO.
SRA1060 C0
SRA1060 C0G
SRA1060HC0
SRA1060
SRA1060
SRA1060
H
AEC-Q101
QUALIFIED
PACKING CODE
C0
C0
C0
G
Green compound
AEC-Q101 qualified
GREEN COMPOUND
CODE
DESCRIPTION
RATINGS AND CHARACTERISTICS CURVES
(TA=25℃ unless otherwise noted)
FIG. 2 MAXIMUM NON-REPETITIVE FORWARD SURGE
CURRENT
PEAK FORWARD SURGE CURRENT (A)
300
250
200
150
100
50
0
1
10
NUMBER OF CYCLES AT 60 Hz
100
8.3ms Single Half Sine Wave
JEDEC Method
FIG.1 FORWARD CURRENT DERATING CURVE
12
SRA1050-SRA10150
AVERAGE FORWARD
A
CURRENT (A)
10
8
6
4
2
0
50
60
70
80
90
100
110
120
130
140
150
CASE TEMPERATURE (
o
C)
RESISTIVE OF
INDUCTIVE LOAD
WITH HEATSINK
SRA1020-SRA1040
FIG. 3 TYPICAL FORWARD CHARACTERISTICS
100
SRA1050-SRA1060
SRA1020-SRA1040
INSTANTANEOUS FORWARD
A
CURRENT (A)
10
SRA1090-SRA10100
INSTANTANEOUS REVERSE CURRENT
(mA)
10
FIG. 4 TYPICAL REVERSE CHARACTERISTICS
TJ=100℃
1
0.1
TJ=75℃
1
SRA10150
0.01
TJ=25℃
Pluse Width=300μs
1% Duty Cycle
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
0.1
FORWARD VOLTAGE (V)
0.001
0
20
40
60
80
100
120
140
PERCENT OF RATED PEAK REVERSE VOLTAGE (%)
Document Number: DS_D1308052
Version: J13
SRA1020 thru SRA10150
Taiwan Semiconductor
FIG. 5 TYPICAL JUNCTION CAPACITANCE
10000
f=1.0MHz
Vsig=50mVp-p
CAPACITANCE (pF)
A
TRANSIENT THERMAL
IMPEDANCE (℃/W)
FIG. 6 TYPICAL TRANSIENT THERMAL IMPEDANCE
100
10
1000
1
100
0.1
1
10
100
REVERSE VOLTAGE (V)
0.1
0.01
0.1
1
T-PULSE DURATION(s)
10
100
PACKAGE OUTLINE DIMENSIONS
Unit (mm)
Min
-
2.62
2.80
0.68
3.54
14.60
0.00
13.19
4.95
4.42
1.14
5.84
2.20
0.35
Max
10.50
3.44
4.20
0.94
4.00
16.00
1.60
14.79
5.20
4.76
1.40
6.86
2.80
0.64
Unit (inch)
Min
-
0.103
0.110
0.027
0.139
0.575
0.000
0.519
0.195
0.174
0.045
0.230
0.087
0.014
Max
0.413
0.135
0.165
0.037
0.157
0.630
0.063
0.582
0.205
0.187
0.055
0.270
0.110
0.025
DIM.
A
B
C
D
E
F
G
H
I
J
K
L
M
N
MARKING DIAGRAM
P/N
G
YWW
F
= Marking Code
= Green Compound
= Date Code
= Factory Code
Document Number: DS_D1308052
Version: J13
SRA1020 thru SRA10150
Taiwan Semiconductor
CREAT BY ART
Notice
Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf,
assumes no responsibility or liability for any errors inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied,to
any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of
sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty,
relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose,
merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or seling these products for use in such applications do so at their own risk and agree to fully
indemnify TSC for any damages resulting from such improper use or sale.
Document Number: DS_D1308052
Version: J13
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
