电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

FW-23-05-L-D-515-100

产品描述.050'' BOARD SPACERS
产品类别连接器   
文件大小852KB,共1页
制造商SAMTEC
官网地址http://www.samtec.com/
标准
下载文档 详细参数 全文预览

FW-23-05-L-D-515-100概述

.050'' BOARD SPACERS

FW-23-05-L-D-515-100规格参数

参数名称属性值
针脚数46
间距0.050"(1.27mm)
排数2
排距0.050"(1.27mm)
长度 - 整体引脚0.615"(15.621mm)
长度 - 柱(配接)0.100"(2.540mm)
长度 - 叠接高度0.515"(13.081mm)
安装类型表面贴装
端接焊接
触头镀层 - 柱(配接)
触头镀层厚度 - 柱(配接)10.0µin (0.25µm)
颜色黑色

文档预览

下载PDF文档
F-219
FW–20–05–F–D–610–065
FW–12–05–G–D–530–101
(1.27 mm) .050"
FW-SM SERIES
SMT MICRO BOARD STACKER
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?FW-SM
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Sn or Au over 50 µ" (1.27 µm) Ni
Operating Temp Range:
-55 °C to +125 °C
RoHS Compliant:
Yes
Board Mates:
CLP, FLE
Cable Mates:
FFSD
Low-profile or
skyscraper styles
APPLICATIONS
Variable
board spacing
MATED
HEIGHT
FW
CLP
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-30)
(0.15 mm) .006" max (31-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
MATED
CLP HEIGHT*
(8.13)
FW-XX-03-X-X-233-065
.320
–02
(9.91)
FW-XX-03-X-X-303-065
.390
*Processing conditions will affect mated height.
LEAD STYLE
FW
(1.27 mm x 1.27 mm)
.050" x .050" micro pitch
Surface
mount
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
FW
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
PLATING
OPTION
D
STACKER
HEIGHT
POST
HEIGHT
OPTION
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Smaller stack heights
02 thru 50
= Gold flash on post,
Matte Tin on tail
–F
–L
–“XXX”
= Stacker
Height
(in inches)
= Post Height
(in inches)
(1.65 mm)
.065"
minimum
Example:
–065
= (1.65 mm)
.065"
–“XXX”
LEAD STACKER
STYLE HEIGHT
–03
–05
STACKER
HEIGHT
(5.46) (8.51) (7.11) (10.16)
.215 to .335
.280 to .400
(8.64) (15.49) (10.29) (17.15)
.340 to .610
.405 to .675
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
Example:
–250
= (6.35 mm)
.250"
= End Shroud
(–075 post height only.
Mate only with CLP)
(5.46 mm) .215" to
(15.49 mm) .610"
stacker height only
9 pins/row min.
= End Shroud
with Guide Post
(–075 post height only.
Mate only with CLP.)
(5.46 mm) .215"
to (15.49 mm) .610"
stacker height only)
9 pins/row min.
= Alignment Pin
(3 positions min.)
(5.46 mm) .215" to
(15.75 mm) .620"
stacker height only
= Pick & Place Pad
(5 positions min.)
= Tape & Reel
(Max overall height =
Post+Stacker Height+
Pad+Alignment Pin =
.700 (17.78))
–ES
02
No. of positions x
(1.27) .050
= 10 µ" (0.25 µm)
Gold on post,
Gold flash on tail
100
–G
–EP
(3.42)
.135
(1.27)
.050
01
(1.19)
.047
(1.27) .050
(0.41) .016 SQ
99
(4.76)
.188
POST HEIGHT
(1.65) .065
MIN
(4.27)
.168
(0.76)
.030
(3.45)
.136
x
(5.08)
.200
(4.06)
.160
–A
–ES
(3.05)
.120
(1.91)
.075
DIA
–P
(0.86)
.034
Notes:
For added mechanical stability,
Samtec recommends
mechanical board spacers be
used in applications with gold or
selective gold plated connectors.
Contact ipg@samtec.com for
more information.
This Series is non-standard,
non-returnable.
–P
STACKER
HEIGHT
(2.51)
.099
(2.92)
.115
–TR
–EP
Due to technical progress, all designs, specifications and components are subject to change without notice.
(0.89)
.035
DIA
–A
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
手机扩展坞
数码产品给我们带来了便捷的生活,但是需要拷贝资料的时候,人们总是会头疼,因为各种的数据线会让人们心烦意乱。这是安卓智能手机或者平板电脑用到的外接读卡器,可以用来连接键盘、鼠标、SD卡 ......
凯哥 创意市集
【急问】拉丁文(西班牙语)是否支持7bit编码方式?
请问:拉丁文(西班牙语)是否支持7bit编码方式? 在给客户做一个短信终端,客户要求已7bit编码方式实现拉丁文的短信内容 多谢!...
lilove751 嵌入式系统
ISE10.1中V4器件太少,是啥原因?
我的ISE是10.1版本的,器件中Virtex4中只有XC4VLX15、XC4VLX25、XC4VSX25、XC4VFX12这几个器件,缺少很多其它的,不知道是怎么回事,请大家帮下忙,应该怎么弄才会出现其它的?我要用到Virtex4 ......
eeleader-mcu FPGA/CPLD
请问我的问题算什么开发啊?初学,请指教
我的问题是:我有个硬件可以读取一些数据,硬件上有个按钮,按这按钮后读取后的数据通过硬件上的SIM卡,将数据发送到数据接收端(比如用短信猫接收信息). 现在我需要完成开发涉及的操作是:读取后的 ......
youliam 嵌入式系统
别让等效串联电阻(ESR)浪费电能并损耗电容器
分享一篇国外刊登在EDN美国网站的文章,仅供大家学习。 ?记得还在学校时,我们从电气工程基础课上了解到,理想的电容器是一个简单的基本电抗元件。它很容易用容抗来表达: XC = 1/(2πfC) ......
电容器 TI技术论坛
【设计工具】赛灵思高级培训资料与实验合集
  这里是赛灵思高级培训资料与实验合集,内容包括赛灵思FPGA器件的基本介绍、时序收敛的技巧、用户约束文档介绍、IO时序以及FPGA editor的使用等等,有图表及其详细介绍,是上手FPGA开发的实 ......
GONGHCU FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1779  2114  2241  2784  1878  52  2  38  34  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved