Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin DHVQFN EP T/R
| 参数名称 | 属性值 |
| 欧盟限制某些有害物质的使用 | Compliant |
| ECCN (US) | EAR99 |
| Part Status | Active |
| HTS | 8542.39.00.01 |
| Logic Family | HC |
| Logic Function | Buffer/Line Driver |
| Number of Elements per Chip | 2 |
| Number of Channels per Chip | 8 |
| Number of Inputs per Chip | 8 |
| Number of Input Enables per Chip | 0 |
| Number of Outputs per Chip | 8 |
| Number of Output Enables per Chip | 2 Low |
| Bus Hold | No |
| Polarity | Non-Inverting |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 22@4.5V|19@6V|110@2V |
| Absolute Propagation Delay Time (ns) | 225 |
| Process Technology | CMOS |
| Input Signal Type | Single-Ended |
| 输出类型 Output Type | 3-State |
| Maximum Low Level Output Current (mA) | 7.8 |
| Maximum High Level Output Current (mA) | -7.8 |
| Minimum Operating Supply Voltage (V) | 2 |
| Typical Operating Supply Voltage (V) | 5 |
| Maximum Operating Supply Voltage (V) | 6 |
| Maximum Quiescent Current (uA) | 8 |
| Propagation Delay Test Condition (pF) | 50 |
| Maximum Power Dissipation (mW) | 500 |
| Minimum Operating Temperature (°C) | -40 |
| Maximum Operating Temperature (°C) | 125 |
| 系列 Packaging | Tape and Reel |
| Standard Package Name | QFN |
| Supplier Package | DHVQFN EP |
| Pin Count | 20 |
| Mounting | Surface Mount |
| Package Height | 0.88 |
| Package Length | 4.5 |
| Package Width | 2.5 |
| PCB changed | 20 |
| Lead Shape | No Lead |

| 74HC244BQ,115 | 74HC244DB,118 | 74HC244DB,112 | PRA100C7-264RBPBT | 74HC244D,652 | |
|---|---|---|---|---|---|
| 描述 | Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin DHVQFN EP T/R | Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin SSOP T/R | Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin SSOP Bulk | Array/Network Resistor, Bussed, Thin Film, 0.1W, 264ohm, 50V, 0.1% +/-Tol, -10,10ppm/Cel, 2806, | Buffer/Line Driver 8-CH Non-Inverting 3-ST CMOS 20-Pin SO Bulk |
| 欧盟限制某些有害物质的使用 | Compliant | Compliant | Compliant | - | Compliant |
| ECCN (US) | EAR99 | EAR99 | EAR99 | - | EAR99 |
| Part Status | Active | LTB | LTB | - | LTB |
| HTS | 8542.39.00.01 | 8542.39.00.01 | 8542.39.00.01 | - | 8542.39.00.01 |
| Logic Family | HC | HC | HC | - | HC |
| Logic Function | Buffer/Line Driver | Buffer/Line Driver | Buffer/Line Driver | - | Buffer/Line Driver |
| Number of Elements per Chip | 2 | 2 | 2 | - | 2 |
| Number of Channels per Chip | 8 | 8 | 8 | - | 8 |
| Number of Inputs per Chip | 8 | 8 | 8 | - | 8 |
| Number of Outputs per Chip | 8 | 8 | 8 | - | 8 |
| Number of Output Enables per Chip | 2 Low | 2 Low | 2 Low | - | 2 Low |
| Bus Hold | No | No | No | - | No |
| Polarity | Non-Inverting | Non-Inverting | Non-Inverting | - | Non-Inverting |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 22@4.5V|19@6V|110@2V | 110@2V|22@4.5V|19@6V | 19@6V|22@4.5V|110@2V | - | 110@2V|22@4.5V|19@6V |
| Absolute Propagation Delay Time (ns) | 225 | 225 | 225 | - | 225 |
| Process Technology | CMOS | CMOS | CMOS | - | CMOS |
| Input Signal Type | Single-Ended | Single-Ended | Single-Ended | - | Single-Ended |
| 输出类型 Output Type |
3-State | 3-State | 3-State | - | 3-State |
| Maximum Low Level Output Current (mA) | 7.8 | 7.8 | 7.8 | - | 7.8 |
| Maximum High Level Output Current (mA) | -7.8 | -7.8 | -7.8 | - | -7.8 |
| Minimum Operating Supply Voltage (V) | 2 | 2 | 2 | - | 2 |
| Typical Operating Supply Voltage (V) | 5 | 5 | 5 | - | 5 |
| Maximum Operating Supply Voltage (V) | 6 | 6 | 6 | - | 6 |
| Maximum Quiescent Current (uA) | 8 | 8 | 8 | - | 8 |
| Propagation Delay Test Condition (pF) | 50 | 50 | 50 | - | 50 |
| Maximum Power Dissipation (mW) | 500 | 500 | 500 | - | 500 |
| Minimum Operating Temperature (°C) | -40 | -40 | -40 | - | -40 |
| Maximum Operating Temperature (°C) | 125 | 125 | 125 | - | 125 |
| 系列 Packaging |
Tape and Reel | Tape and Reel | Bulk | - | Bulk |
| Supplier Package | DHVQFN EP | SSOP | SSOP | - | SO |
| Pin Count | 20 | 20 | 20 | - | 20 |
| Mounting | Surface Mount | Surface Mount | Surface Mount | - | Surface Mount |
| Package Height | 0.88 | 1.8(Max) | 1.8(Max) | - | 2.45(Max) |
| Package Length | 4.5 | 7.4(Max) | 7.4(Max) | - | 13(Max) |
| Package Width | 2.5 | 5.4(Max) | 5.4(Max) | - | 7.6(Max) |
| PCB changed | 20 | 20 | 20 | - | 20 |
电子工程世界版权所有
京B2-20211791
京ICP备10001474号-1
电信业务审批[2006]字第258号函
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved