电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT1602BC-13-18N-40.000000E

产品描述-20 TO 70C, 2520, 50PPM, 1.8V, 4
产品类别无源元件   
文件大小975KB,共17页
制造商SiTime
标准
下载文档 全文预览

SIT1602BC-13-18N-40.000000E概述

-20 TO 70C, 2520, 50PPM, 1.8V, 4

文档预览

下载PDF文档
SiT1602B
Low Power, Standard Frequency Oscillator
Features
Applications
52 standard frequencies between 3.57 MHz and 77.76 MHz
100% pin-to-pin drop-in replacement to quartz-based XO
Excellent total frequency stability as low as ±20 ppm
Operating temperature from -40°C to 85°C. For 125°C and/or
-55°C options, refer to
SiT1618, SiT8918, SiT8920
Low power consumption of 3.5 mA typical at 1.8V
Standby mode for longer battery life
Fast startup time of 5 ms
LVCMOS/HCMOS compatible output
Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5,
5.0 x 3.2, 7.0 x 5.0 mm x mm
Instant samples with
Time Machine II
and
Field Programmable
Oscillators
Ideal for DSC, DVC, DVR, IP CAM, Tablets, e-Books,
SSD, GPON, EPON, etc
Ideal for high-speed serial protocols such as: USB,
SATA, SAS, Firewire, 100M / 1G / 10G Ethernet, etc.
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
For AEC-Q100 oscillators, refer to
SiT8924
and
SiT8925
Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise
stated. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics
Parameters
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
Condition
Refer to
Table 13
for the exact list of supported frequencies
Frequency Range
52 standard frequencies between
MHz
3.57 MHz and 77.76 MHz
-20
-25
-50
-20
-40
1.62
2.25
2.52
2.7
2.97
2.25
45
90%
Frequency Stability
F_stab
Frequency Stability and Aging
+20
ppm
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C,
and variations over operating temperature, rated power
+25
ppm
supply voltage and load.
+50
ppm
Operating Temperature Range
+70
°C
Extended Commercial
+85
°C
Industrial
Supply Voltage and Current Consumption
1.8
1.98
V
Contact
SiTime
for 1.5V support
2.5
2.75
V
2.8
3.08
V
3.0
3.3
V
3.3
3.63
V
3.63
V
3.8
4.5
mA
No load condition, f = 20 MHz, Vdd = 2.8V to 3.3V
3.7
4.2
mA
No load condition, f = 20 MHz, Vdd = 2.5V
3.5
4.1
mA
No load condition, f = 20 MHz, Vdd = 1.8V
4.2
mA
Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z state
4.0
mA
Vdd = 1.8 V. OE = GND, Output in high-Z state
2.6
4.3
ST = GND, Vdd = 2.8V to 3.3V, Output is weakly pulled down
̅ ̅̅
A
1.4
2.5
ST = GND, Vdd = 2.5V, Output is weakly pulled down
̅ ̅̅
A
0.6
1.3
ST = GND, Vdd = 1.8V, Output is weakly pulled down
̅ ̅̅
A
LVCMOS Output Characteristics
1
1.3
55
2
2.5
2
%
ns
ns
ns
Vdd
All Vdds. See Duty Cycle definition in
Figure 3
and
Footnote 6
Vdd = 2.5V, 2.8V, 3.0V or 3.3V, 20% - 80%
Vdd =1.8V, 20% - 80%
Vdd = 2.25V - 3.63V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Operating Temperature Range
T_use
Supply Voltage
Vdd
Current Consumption
Idd
OE Disable Current
Standby Current
I_OD
I_std
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
Output High Voltage
VOH
Output Low Voltage
VOL
10%
Vdd
Rev 1.04
January 30, 2018
www.sitime.com
操作过电压问题
如果距离变压器比较近,整个线路负载比较大,突然区域性的断电,用电器会不会引起操作过电压,我们的电路板在整个区域断电后,重新上电后外接的485芯片全部烧掉了,也不知道是断电时烧掉的,还 ......
哼哼哈嘿丨墨染 工业自动化与控制
安路SparkRoad开发板测评(7) MCU 软核 IP试探
  从网络上的信息可以看到线索,安路为自己的FPGA提供了某种“软核”IP——就是在FPGA里面实现一个类似MCU的东西。 603388   然而相关信息实在太少,仅仅有某&ld ......
cruelfox 国产芯片交流
gprs modem中读取短信内容用于socket通信问题
从gprs modem中读取短信(内容为一IP地址"10.143.12.65"),用strsep函数提取短信内容中需要的一行赋给一字符指针变量,即 char *p; p=strsep(.......); printf("IP is %s",p); 最后能输 ......
馨怡 嵌入式系统
uc3842开关电源调试问题
同样的电路板以前做过几块是好使得,电路原理图没有问题。 是标准的用uc3842设计的电路,4输出路电压,其中一路3.3v是主电压,通过采样电压来调节的, 现在发现输出的3.3v电压会随着时间推移 ......
fm365fm365 嵌入式系统
为什么没人以psp为基础,做个mid那?
如题,我昨天在国家产权局查了一天也没看见psp有专利号,为什么没有企业以mid的思路,开发一个可以加载在psp上智能系统那,玩游戏时用psp的部分,可以自由切换到mid状态,现在感觉psp3000的人机 ......
nick35 嵌入式系统
Xilinx DCM的使用
目前,大型设计一般推荐使用同步时序电路。同步时序电路基于时钟触发沿设计,对时钟的周期、占空比、延时和抖动提出了更高的要求。为了满足同步时序设计的要求,一般在FPGA设计中采用全局时钟 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 249  2592  1274  1476  2388  13  53  31  24  6 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved