电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SI5350C-B08593-GTR

产品描述ANY FREQUENCY, ANY OUTPUT, REF C
产品类别半导体    模拟混合信号IC   
文件大小54KB,共2页
制造商Silicon Laboratories Inc
下载文档 全文预览

SI5350C-B08593-GTR在线购买

供应商 器件名称 价格 最低购买 库存  
SI5350C-B08593-GTR - - 点击查看 点击购买

SI5350C-B08593-GTR概述

ANY FREQUENCY, ANY OUTPUT, REF C

文档预览

下载PDF文档
Si5350/51-B
Factory-Programmable Any-Frequency CMOS Clock Generator
Description
The Si5350/51 family of highly flexible, programmable
clock generators can be customized to generate up to
eight independent non-integer-related frequencies. The
devices have eight CMOS clock outputs offered in a
space saving 4x4 mm 20-QFN or lower cost three clock
output versions offered in a 10-MSOP package. Each
output has an independent MultiSynth™ fractional
divider that accepts a high-frequency reference from
one of the device’s internal PLLs and accurately divides
down the clock to generate unique, non-integer-related
frequencies from 2.5 kHz to 200 MHz. Any combination
of output frequencies can be generated by the device.
All clocks are generated with 0 ppm frequency
synthesis error, enabling the replacement of XOs and
PLL-based clocks while simplifying design and
minimizing cost. As an added feature, the Si5350/51
features an integrated VCXO which eliminates the need
for pullable crystals. The Si5350 features configurable
control pin options allowing the direct pin control of
frequency select, output enable, spread spectrum
enable and powerdown. Each output supports 1.8, 2.5,
or 3.3 V operation, eliminating the need for external
level translators in mixed-supply applications.
Features
-
Generates any frequency on any output
-
2.5 kHz to 200 MHz
-
Exact clock synthesis: 0 ppm error
-
Similar frequency flexibility as 8 independent PLLs
-
Accepts crystal or external reference clock
-
< 70 ps typical period jitter for any configuration
-
Glitchless switching between output frequencies
-
Integrated VCXO eliminates need for pullable
crystal
-
Si5350 (pin) and Si5351 (I
2
C) versions
-
User-definable control pins:
-
Frequency select, output enable, spread spectrum
enable, powerdown
-
Spread spectrum clock generation
-
–0.1 to –2.5% down, ±0.1 to ±1.5% center
-
Two week sample lead time for any custom clock
-
Small size: 4x4 mm 20-QFN and 10-MSOP
-
Industrial temperature range: –40 to +85
Applications
-
-
-
-
-
-
-
-
HDTV, DVD/Blu-ray, set-top box
Audio/video equipment, gaming
Printers, scanners, projectors
Audio DAC/CODEC
USB Audio
Residential gateways
Networking/communication
Servers, storage
VDD
MultiSynth
0
MultiSynth
1
MultiSynth
2
MultiSynth
3
20-QFN
VDDOA
R0
R1
R2
R3
R4
R5
R6
R7
CLK0
CLK1
VDDOB
CLK2
CLK3
VDDOC
CLK4
CLK5
VDDOD
CLK6
CLK7
XA
10-MSOP
VDD
VDDO
XB
OSC
PLL
A
XA
OSC
XB
PLL
A
MultiSynth
0
R0
CLK0
PLL
B
PLL
B
P0
P1
Control
Logic
MultiSynth
1
R1
CLK1
P0
P1
MultiSynth
4
Control
Logic
MultiSynth
5
MultiSynth
6
MultiSynth
7
GND
MultiSynth
2
R2
CLK2
P2
P3
GND
P4
Copyright © 2015 by Silicon Laboratories
7.15.15
基于单片机的数控变频电源
调频式串联谐振高压试验设备的工作原理接线如图1所示。交流220V或380V电源,由变频源转换成频率、电压可调的电源,经励磁变压器,送入由电抗器L和被试电缆Cx构成的高压串联谐振回路,分压器是纯 ......
wuhanjikaifei DIY/开源硬件专区
430的ADC怎么测负电压
请问430的ADC怎么测负电压...
zkaiaizy 微控制器 MCU
请教
我的2812片板子上电后芯片很快发热严重,请问是不是烧坏了??...
wwp 模拟与混合信号
基于SoC和FPGA的便携式变步长随机共振仪
基于SoC和FPGA的便携式变步长随机共振仪 ...
zxopenljx FPGA/CPLD
嵌入式linux中关于485串口方向的控制问题:
嵌入式linux中关于485串口方向的控制问题: 对于485串口来讲,在默认的方式下是处于A和B电平持平是接受状态,当要发送数据的时候,首先要通过CPU置位操作拉高电平(拉高电平的目的就是为了写操 ......
chenrvmldd Linux开发
51单片机如何控制视频模块来采集数据然后通过网络接口传输出去?
怎么用51单片机来采集视频模块的数据,通过网络接口传输出去呢 ,我现在只知道需要大容量的数据存储器,视频模块,网络模块,但是软件怎么来实现呢 ,王大侠不吝赐教啊。...
wulang 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2258  2306  806  129  2824  21  4  43  14  15 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved