电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

FW-02-03-F-D-217-180

产品描述.050'' BOARD SPACERS
产品类别连接器   
文件大小852KB,共1页
制造商SAMTEC
官网地址http://www.samtec.com/
标准
下载文档 详细参数 全文预览

FW-02-03-F-D-217-180概述

.050'' BOARD SPACERS

FW-02-03-F-D-217-180规格参数

参数名称属性值
针脚数4
间距0.050"(1.27mm)
排数2
排距0.050"(1.27mm)
长度 - 整体引脚0.397"(10.084mm)
长度 - 柱(配接)0.180"(4.572mm)
长度 - 叠接高度0.217"(5.512mm)
安装类型表面贴装
端接焊接
触头镀层 - 柱(配接)
触头镀层厚度 - 柱(配接)3.00µin (0.076µm)
颜色黑色

文档预览

下载PDF文档
F-219
FW–20–05–F–D–610–065
FW–12–05–G–D–530–101
(1.27 mm) .050"
FW-SM SERIES
SMT MICRO BOARD STACKER
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?FW-SM
Insulator Material:
Black Liquid Crystal Polymer
Terminal Material:
Phosphor Bronze
Plating:
Sn or Au over 50 µ" (1.27 µm) Ni
Operating Temp Range:
-55 °C to +125 °C
RoHS Compliant:
Yes
Board Mates:
CLP, FLE
Cable Mates:
FFSD
Low-profile or
skyscraper styles
APPLICATIONS
Variable
board spacing
MATED
HEIGHT
FW
CLP
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-30)
(0.15 mm) .006" max (31-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
MATED
CLP HEIGHT*
(8.13)
FW-XX-03-X-X-233-065
.320
–02
(9.91)
FW-XX-03-X-X-303-065
.390
*Processing conditions will affect mated height.
LEAD STYLE
FW
(1.27 mm x 1.27 mm)
.050" x .050" micro pitch
Surface
mount
RECOGNITIONS
For complete scope
of recognitions see
www.samtec.com/quality
FW
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
PLATING
OPTION
D
STACKER
HEIGHT
POST
HEIGHT
OPTION
FILE NO. E111594
ALSO AVAILABLE
(MOQ Required)
• Smaller stack heights
02 thru 50
= Gold flash on post,
Matte Tin on tail
–F
–L
–“XXX”
= Stacker
Height
(in inches)
= Post Height
(in inches)
(1.65 mm)
.065"
minimum
Example:
–065
= (1.65 mm)
.065"
–“XXX”
LEAD STACKER
STYLE HEIGHT
–03
–05
STACKER
HEIGHT
(5.46) (8.51) (7.11) (10.16)
.215 to .335
.280 to .400
(8.64) (15.49) (10.29) (17.15)
.340 to .610
.405 to .675
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
Example:
–250
= (6.35 mm)
.250"
= End Shroud
(–075 post height only.
Mate only with CLP)
(5.46 mm) .215" to
(15.49 mm) .610"
stacker height only
9 pins/row min.
= End Shroud
with Guide Post
(–075 post height only.
Mate only with CLP.)
(5.46 mm) .215"
to (15.49 mm) .610"
stacker height only)
9 pins/row min.
= Alignment Pin
(3 positions min.)
(5.46 mm) .215" to
(15.75 mm) .620"
stacker height only
= Pick & Place Pad
(5 positions min.)
= Tape & Reel
(Max overall height =
Post+Stacker Height+
Pad+Alignment Pin =
.700 (17.78))
–ES
02
No. of positions x
(1.27) .050
= 10 µ" (0.25 µm)
Gold on post,
Gold flash on tail
100
–G
–EP
(3.42)
.135
(1.27)
.050
01
(1.19)
.047
(1.27) .050
(0.41) .016 SQ
99
(4.76)
.188
POST HEIGHT
(1.65) .065
MIN
(4.27)
.168
(0.76)
.030
(3.45)
.136
x
(5.08)
.200
(4.06)
.160
–A
–ES
(3.05)
.120
(1.91)
.075
DIA
–P
(0.86)
.034
Notes:
For added mechanical stability,
Samtec recommends
mechanical board spacers be
used in applications with gold or
selective gold plated connectors.
Contact ipg@samtec.com for
more information.
This Series is non-standard,
non-returnable.
–P
STACKER
HEIGHT
(2.51)
.099
(2.92)
.115
–TR
–EP
Due to technical progress, all designs, specifications and components are subject to change without notice.
(0.89)
.035
DIA
–A
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
晒WEBENCH设计的过程+设计一款高通滤波器电路
1.设计题目:设计一款高通滤波器电路 2.设计过程:先输入高通滤波器参数 截止频率90000Hz 衰减 -45dB 衰减频率3000Hz 双电源正负5V供电 164044 164045 点击开始设计 软件经过计算, ......
qwqwqw2088 模拟与混合信号
1.关于PROTEL主要功能的粗略讲解
这是一款用于设计电路的软件,它主要能实现的功能有以下几条: 功能一: 画出相对比较工整漂亮的原理图,比如下面的这个样例:   功能二: 生成可以用于工厂生产的PCB制板文件。 得到PCB的方 ......
qianpu FPGA/CPLD
Samsung 2440 display + mouse bug.
在 2440 WinCE 5.0 下, 接上 mouse 時, 若按下 left button 一直不放並向右下拉時, 螢幕上會出現一個虛線邊的方框, 此時 button 不要放再繼續往左上拉回時, 螢幕會出現 cursor 移動的軌跡. ......
yiyi4567 嵌入式系统
应soso姐建议献丑下下
呼呼·~还比较符合力学远离吧? 第一次用漆包线和焊锡丝做造型,丑了点,大家见笑咯~ 能看得出来是什么么...
angelinzy 聊聊、笑笑、闹闹
求命啊大侠们,关于2812的CMD文件
这个是CMD文件中的一段 .const: load= FLASHBPAGE0,run=RAML0L1PAGE1 { /*GetRunAddress */ __const_run=.; /*MarkLoadAddress*/ *(.c_mark) /*Allocate.const */ *(.const) /*ComputeLength ......
e7ending 微控制器 MCU
关于DD2控制器IP 核调用问题
各位老大,我今天直接调了个DDR2控制器IP核作为顶层,综合能过,加上DQ和DQS管脚约束,fitter时就报 Error: The I/O standard LVDS cannot be used on the Bidir pin mem_clk.双向信号不能用差 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2128  1559  157  328  780  15  42  40  20  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved